Tcwg-commits March 2020

tcwg-commits@lists.linaro.org

4 participants
11017 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig updated (09d40218539 -> 24562c6588b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/llvm-project. from 09d40218539 Fix compatibility for __builtin_stdarg_start adds fc93787d7e8 [MC][PowerPC] Make .reloc support arbitrary relocation types adds c0aa97b6327 [X86] Add cost model test cases for fmin/fmax reduction. adds 4bf015c035e [AlignmentFromAssumptions] Fix a SCEV assertion resulting f [...] adds 6dab8067123 [mlir] Add exp2 conversion to llvm.intr.exp2 adds a7115d51be0 [X86] X86CallFrameOptimization - generalize slow push code path adds 6ba63510720 [PostOrderIterator] Use SmallVector to store stack; NFC adds 49d00824bbb [VPlan] Use one VPWidenRecipe per original IR instruction. (NFC). adds b632bd88a63 [mlir] NFC: fix trivial typo in documents adds 10439f9e32e [X86][AVX] Add X86ISD::VALIGN target shuffle decode support adds da4c7db793a [X86] Rename matchShuffleAsByteRotate to matchShuffleAsElem [...] adds 7734e4b3a36 [X86][AVX] Combine 128-bit lane shuffles with a zeroable up [...] adds 1e363023b82 [InstCombine] Use replaceOperand() in a few more places adds 6f07a9e80ab [InstCombine] Erase original add when creating saddo adds 28f67bd5c56 [InstCombine] Fix worklist management in varargs transform adds 99913ef3d14 [OpenMP] set_bits iterator yields unsigned elements, no ref [...] adds 26fa33755f1 [InstCombine] Simplify select of cmpxchg transform adds b44f07045c5 Remove unnecessary empty comments from test check lines. NFC. adds 443dcc0e008 [X86][AVX] Add tests for 512-bit shuffle patterns that coul [...] adds febcb24f149 [InstCombine] make test independent of branch undef/UB; NFC adds fc3cc8a4b07 [VectorCombine] skip debug intrinsics first for efficiency adds 97bbe7ad2a9 AMDGPU: Fix typo adds 0b68ca51623 AMDGPU: Add some additional tests for v_cvt_ubyte* formation adds ab7a41069eb AMDGPU: Fix using wrong instruction for FP conversion adds d15723ef065 AMDGPU/GlobalISel: Remove redundant virtual adds cce3d96bcc6 GlobalISel: Add matcher for G_SHL adds c0955edfd6e Introduce support for lib function aligned_alloc in TLI / m [...] adds a9ddcd6411b [InstCombine] Erase old add when optimizing add overflow adds 0c871400658 [InstCombine] Use replaceOperand() in assoc cast simplification adds 4e4ea2cde44 [MLIR] Add missing asserts in interchangeLoops util, doc co [...] adds 53d209076aa [InstCombine] Use replaceOperand() in demanded elements sim [...] adds 8253a86b65c [InstCombine] Erase old mul when creating umulo adds 8206c50cdec [X86] Add isAnyZero shuffle mask helper adds fe0723dc9d4 Fix -Wdocumentation warning. NFC. adds 9c8ec99c80a [X86][AVX] Combine 128/256-bit lane shuffles with zeroable [...] adds 15f1fe1506f clang-format fixes in ClangTidyDiagnosticConsumer.cpp and D [...] adds b9d9968f63a [clangd] Handle clang-tidy suppression comments for diagnos [...] adds 854f268ca62 [MC] Move deprecation infos from MCTargetDesc to MCInstrInfo adds 6628c525cba [gn build] Port 854f268ca62 adds 7c1a6873aa5 [ARM] VMOV.64 immediate tests. NFC adds 00c76f34962 [ELF][test] Improve arm-exidx-output.s to test different ou [...] adds a5458bb0d6b Don't claim template names that name non-templates are undeclared. adds 6e0afb5f108 [ARMMVE] Create fewer temporary SmallVectors adds 2451e4c5978 [X86] Add sse4.2 command lines to min/max reduction tests. new 24562c6588b [InstCombine] Add tests for trunc (extelt x); (NFC) Baselin [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 87 ++- .../clang-tidy/ClangTidyDiagnosticConsumer.h | 11 +- clang-tools-extra/clangd/ParsedAST.cpp | 9 +- .../clangd/unittests/DiagnosticsTests.cpp | 29 +- clang/include/clang/AST/PrettyPrinter.h | 3 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 3 +- clang/include/clang/Sema/Sema.h | 32 +- clang/lib/Sema/SemaTemplate.cpp | 30 +- clang/test/SemaCXX/pseudo-destructors.cpp | 13 + clang/utils/TableGen/MveEmitter.cpp | 4 +- lld/test/ELF/arm-exidx-link.s | 25 - lld/test/ELF/arm-exidx-output.s | 34 +- llvm/include/llvm/ADT/PostOrderIterator.h | 3 +- llvm/include/llvm/Analysis/MemoryBuiltins.h | 8 + llvm/include/llvm/Analysis/TargetLibraryInfo.def | 3 + .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 6 + llvm/include/llvm/MC/MCInstrDesc.h | 14 - llvm/include/llvm/MC/MCInstrInfo.h | 23 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 2 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 26 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 2 + llvm/lib/Frontend/OpenMP/OMPContext.cpp | 16 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCInstrDesc.cpp | 11 - llvm/lib/MC/MCInstrInfo.cpp | 27 + .../Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp | 4 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 9 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 2 +- .../Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp | 47 +- .../PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp | 6 +- llvm/lib/Target/X86/X86CallFrameOptimization.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 75 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 60 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 16 +- .../Transforms/InstCombine/InstCombineInternal.h | 6 + .../InstCombine/InstCombineMulDivRem.cpp | 24 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 30 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 9 +- .../InstCombine/InstCombineVectorOps.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 8 +- .../Transforms/Scalar/AlignmentFromAssumptions.cpp | 5 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 4 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 17 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 5 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPlan.h | 25 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 5 +- llvm/test/Analysis/CostModel/X86/reduce-fmax.ll | 110 +++ llvm/test/Analysis/CostModel/X86/reduce-fmin.ll | 110 +++ llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 380 +++++++++- llvm/test/CodeGen/Thumb2/mve-vmovimm.ll | 797 +++++++++++++++++---- llvm/test/CodeGen/X86/atomic-idempotent.ll | 547 +++++++++++--- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 158 ++-- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 432 ++++++----- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 434 ++++++----- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 464 +++++++----- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 422 +++++++---- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 188 ++--- .../CodeGen/X86/vector-shuffle-combining-avx2.ll | 45 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 10 +- llvm/test/MC/PowerPC/ppc32-reloc-directive.s | 9 + llvm/test/MC/PowerPC/ppc64-reloc-directive.s | 9 + .../AlignmentFromAssumptions/amdgpu-crash.ll | 33 + .../test/Transforms/DeadStoreElimination/simple.ll | 13 + .../InstCombine/pr33689_same_bitwidth.ll | 6 +- .../Transforms/InstCombine/trunc-extractelement.ll | 127 ++++ llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 1 + .../CodeGen/GlobalISel/PatternMatchTest.cpp | 8 + llvm/unittests/CodeGen/MachineInstrTest.cpp | 26 +- .../Transforms/Vectorize/VPlanHCFGTest.cpp | 26 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 2 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 95 ++- llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + mlir/docs/ConversionToLLVMDialect.md | 2 +- mlir/docs/CreatingADialect.md | 2 +- mlir/docs/Diagnostics.md | 4 +- mlir/docs/OpDefinitions.md | 2 +- mlir/docs/RationaleLinalgDialect.md | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 2 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 13 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 4 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 2 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 8 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 4 +- .../mlir/Interfaces/InferTypeOpInterface.td | 3 +- mlir/include/mlir/Transforms/LoopUtils.h | 14 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 2 + mlir/lib/Transforms/Utils/LoopUtils.cpp | 45 +- .../StandardToLLVM/convert-to-llvmir.mlir | 22 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 2 +- mlir/test/IR/attribute.mlir | 2 +- mlir/test/Target/llvmir-intrinsics.mlir | 9 + mlir/test/mlir-tblgen/llvm-intrinsics.td | 2 +- 100 files changed, 3810 insertions(+), 1645 deletions(-) delete mode 100644 lld/test/ELF/arm-exidx-link.s create mode 100644 llvm/lib/MC/MCInstrInfo.cpp create mode 100644 llvm/test/Analysis/CostModel/X86/reduce-fmax.ll create mode 100644 llvm/test/Analysis/CostModel/X86/reduce-fmin.ll create mode 100644 llvm/test/Transforms/AlignmentFromAssumptions/amdgpu-crash.ll create mode 100644 llvm/test/Transforms/InstCombine/trunc-extractelement.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig updated (217cb158 -> 61ccace9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards 217cb158 0: update: llvm-linux: boot new 61ccace9 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (217cb158) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-build_llvm/console.log | 12841 ++++++++++++++++---------------- 03-build_linux/console.log | 1770 ++--- 04-boot_linux/console.log | 470 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 10 +- console.log | 15221 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 15226 insertions(+), 15224 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[linux] annotated tag v5.6 created (now 0ad2c0e5fc7b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to annotated tag v5.6 in repository linux. at 0ad2c0e5fc7b (tag) tagging 7111951b8d4973bda27ff663f2cf18b663d15b48 (commit) replaces v5.6-rc7 tagged by Linus Torvalds on Sun Mar 29 15:25:50 2020 -0700 - Log ----------------------------------------------------------------- Linux 5.6 -----BEGIN PGP SIGNATURE----- iQFSBAABCAA8FiEEq68RxlopcLEwq+PEeb4+QwBBGIYFAl6BIG4eHHRvcnZhbGRz QGxpbnV4LWZvdW5kYXRpb24ub3JnAAoJEHm+PkMAQRiGlHUH/RCFve2sfHRPjRW+ xR5SaLVAw6XKvtKBq7yvKmHEwqNJnL79IHyqqtSrtfFr2FfaH/KvYiCbbAezvSrM np0udGu7STKGd21CWuyEZJudyhXkOwMRNiFiCXWp7rs35oh8T0TpJxMzo2Nc1nLk JFQPqAP6OSvq4IkWEywKQI+Au3Z1IBf83xVjZ1s+MKPQHYD49x2hc4cQntL5/cnm a3DoR2iBkYiGZCZ9dDqAqJTnMQIiCbACdZXgGjNRUpdyA/dtAjsMl11NPYHm8TA2 3AHBupAK50WBZGad6xv2qKQyScsmoJG2mv92QjlOFz0Tpiu6rLnDlLYREDVB6YH6 qbLDsc8= =XEIU -----END PGP SIGNATURE----- ----------------------------------------------------------------------- This annotated tag includes the following new commits: new 7111951b8d49 Linux 5.6 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[linux] branch master updated (570203ec830d -> 7111951b8d49)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository linux. from 570203ec830d Merge branch 'akpm' (patches from Andrew) new 7111951b8d49 Linux 5.6 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Makefile | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[gcc] branch releases/gcc-8 updated (40aa944391d -> 2e50319ad24)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-8 in repository gcc. from 40aa944391d Backport 9297e013293e4d332fc7c40859ea4dd9616e0d88 new 2e50319ad24 backport: re PR fortran/92775 (Incorrect expression in DW_A [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/ChangeLog | 16 ++++++++++++++++ gcc/fortran/trans-array.c | 9 ++++++--- gcc/fortran/trans-array.h | 2 +- gcc/fortran/trans-types.c | 11 ++++++----- gcc/fortran/trans.h | 4 ---- 5 files changed, 29 insertions(+), 13 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig updated (946a444df34 -> 60c254b279e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig in repository toolchain/ci/gcc. from 946a444df34 testsuite: adjust modulo-sched compare-debug tests adds 42cda3ba45f libstdc++: Fix std::reverse_iterator relational operators adds f6b2b79040d libstdc++: Fix two tests that fail in C++20 mode adds 673bb288e62 Daily bump. adds c76df72f1a9 testsuite: Split up gdc-test.exp into each subdirectory adds 46b7d819f7c Delete duplicate .align output. adds 85f6f317ec8 Fix typo in a warning related to flatten. adds afd9da8b8ad testsuite: Move C++ tests in gdc.test into own subdirectory. adds 60c254b279e testsuite: Handle more kinds of gdc.test test flags and dir [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 11 ++ gcc/DATESTAMP | 2 +- gcc/cgraphunit.c | 3 +- gcc/config/pa/pa.c | 1 - gcc/d/dmd/MERGE | 2 +- gcc/testsuite/ChangeLog | 30 +++++ gcc/testsuite/gdc.test/compilable/compilable.exp | 30 +++++ .../gdc.test/fail_compilation/fail_compilation.exp | 30 +++++ gcc/testsuite/gdc.test/runnable/runnable.exp | 35 ++++++ .../gdc.test/{runnable => runnable_cxx}/cabi1.d | 0 .../{runnable => runnable_cxx}/cpp_abi_tests.d | 0 .../gdc.test/{runnable => runnable_cxx}/cppa.d | 0 .../{runnable => runnable_cxx}/externmangle.d | 0 .../{runnable => runnable_cxx}/externmangle2.d | 0 .../extra-files/cabi2.cpp | 0 .../extra-files/cpp_abi_tests.cpp | 0 .../extra-files/cppb.cpp | 0 .../extra-files/externmangle.cpp | 0 .../extra-files/externmangle2.cpp | 0 .../gdc.test/runnable_cxx/runnable_cxx.exp | 46 ++++++++ .../{gdc.test/gdc-test.exp => lib/gdc-utils.exp} | 118 ++++++++++--------- gcc/testsuite/lib/gdc.exp | 106 ++++++++++------- libstdc++-v3/ChangeLog | 19 ++++ libstdc++-v3/include/bits/stl_iterator.h | 126 +++++++++++---------- .../testsuite/20_util/is_constructible/value-2.cc | 4 + .../testsuite/20_util/time_point/cons/81468.cc | 8 +- .../24_iterators/move_iterator/greedy_ops.cc | 8 +- .../24_iterators/move_iterator/rel_ops_c++20.cc | 34 ++++++ .../24_iterators/reverse_iterator/greedy_ops.cc | 8 +- .../24_iterators/reverse_iterator/rel_ops_c++20.cc | 61 ++++++++-- 30 files changed, 492 insertions(+), 190 deletions(-) create mode 100644 gcc/testsuite/gdc.test/compilable/compilable.exp create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail_compilation.exp create mode 100644 gcc/testsuite/gdc.test/runnable/runnable.exp rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/cabi1.d (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/cpp_abi_tests.d (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/cppa.d (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/externmangle.d (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/externmangle2.d (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/extra-files/cabi2.cpp (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/extra-files/cpp_abi_tests [...] rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/extra-files/cppb.cpp (100%) rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/extra-files/externmangle. [...] rename gcc/testsuite/gdc.test/{runnable => runnable_cxx}/extra-files/externmangle2 [...] create mode 100644 gcc/testsuite/gdc.test/runnable_cxx/runnable_cxx.exp rename gcc/testsuite/{gdc.test/gdc-test.exp => lib/gdc-utils.exp} (80%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig updated (4d1b9ab645 -> 69b037c30c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig in repository toolchain/ci/binutils-gdb. from 4d1b9ab645 Fix comment in dwarf2/attribute.h adds 37d59eacfe Automatic date update in version.in adds 3ad830466f gdb: remove discard_psymtab function adds 48993951ce gdb: rename partial_symtab::read_dependencies to expand_depe [...] adds 69b037c30c gdb: rename partial symtab expand functions of debug info re [...] No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/ChangeLog | 32 ++++++++++++++++++++++++++++++++ gdb/dbxread.c | 10 +++++----- gdb/dwarf2/read.c | 4 ++-- gdb/mdebugread.c | 12 ++++++------ gdb/psympriv.h | 8 +------- gdb/psymtab.c | 2 +- gdb/xcoffread.c | 8 ++++---- 8 files changed, 52 insertions(+), 26 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig updated (dc19fc3b -> 194482d2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards dc19fc3b 0: update: binutils-gcc-linux: boot new 194482d2 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (dc19fc3b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-lt [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 170 +- 02-prepare_abe/console.log | 404 +- 03-build_abe-binutils/console.log | 11369 +++++----- 04-build_abe-stage1/console.log | 20192 ++++++++--------- 05-build_linux/console.log | 3158 +-- 06-boot_linux/console.log | 386 +- 07-check_regression/console.log | 2 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 2 +- 08-update_baseline/results.regressions | 2 +- console.log | 35683 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 12 files changed, 35704 insertions(+), 35678 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (b578f130a72 -> 2451e4c5978)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/llvm-project. from b578f130a72 [COFF] Stabilize sort adds dd030036f0a Put back initializers that were dropped in 0ab5b5b8581d9f29 [...] adds 9564f46766f AMDGPU: Make use of default operands adds 09d40218539 Fix compatibility for __builtin_stdarg_start adds fc93787d7e8 [MC][PowerPC] Make .reloc support arbitrary relocation types adds c0aa97b6327 [X86] Add cost model test cases for fmin/fmax reduction. adds 4bf015c035e [AlignmentFromAssumptions] Fix a SCEV assertion resulting f [...] adds 6dab8067123 [mlir] Add exp2 conversion to llvm.intr.exp2 adds a7115d51be0 [X86] X86CallFrameOptimization - generalize slow push code path adds 6ba63510720 [PostOrderIterator] Use SmallVector to store stack; NFC adds 49d00824bbb [VPlan] Use one VPWidenRecipe per original IR instruction. (NFC). adds b632bd88a63 [mlir] NFC: fix trivial typo in documents adds 10439f9e32e [X86][AVX] Add X86ISD::VALIGN target shuffle decode support adds da4c7db793a [X86] Rename matchShuffleAsByteRotate to matchShuffleAsElem [...] adds 7734e4b3a36 [X86][AVX] Combine 128-bit lane shuffles with a zeroable up [...] adds 1e363023b82 [InstCombine] Use replaceOperand() in a few more places adds 6f07a9e80ab [InstCombine] Erase original add when creating saddo adds 28f67bd5c56 [InstCombine] Fix worklist management in varargs transform adds 99913ef3d14 [OpenMP] set_bits iterator yields unsigned elements, no ref [...] adds 26fa33755f1 [InstCombine] Simplify select of cmpxchg transform adds b44f07045c5 Remove unnecessary empty comments from test check lines. NFC. adds 443dcc0e008 [X86][AVX] Add tests for 512-bit shuffle patterns that coul [...] adds febcb24f149 [InstCombine] make test independent of branch undef/UB; NFC adds fc3cc8a4b07 [VectorCombine] skip debug intrinsics first for efficiency adds 97bbe7ad2a9 AMDGPU: Fix typo adds 0b68ca51623 AMDGPU: Add some additional tests for v_cvt_ubyte* formation adds ab7a41069eb AMDGPU: Fix using wrong instruction for FP conversion adds d15723ef065 AMDGPU/GlobalISel: Remove redundant virtual adds cce3d96bcc6 GlobalISel: Add matcher for G_SHL adds c0955edfd6e Introduce support for lib function aligned_alloc in TLI / m [...] adds a9ddcd6411b [InstCombine] Erase old add when optimizing add overflow adds 0c871400658 [InstCombine] Use replaceOperand() in assoc cast simplification adds 4e4ea2cde44 [MLIR] Add missing asserts in interchangeLoops util, doc co [...] adds 53d209076aa [InstCombine] Use replaceOperand() in demanded elements sim [...] adds 8253a86b65c [InstCombine] Erase old mul when creating umulo adds 8206c50cdec [X86] Add isAnyZero shuffle mask helper adds fe0723dc9d4 Fix -Wdocumentation warning. NFC. adds 9c8ec99c80a [X86][AVX] Combine 128/256-bit lane shuffles with zeroable [...] adds 15f1fe1506f clang-format fixes in ClangTidyDiagnosticConsumer.cpp and D [...] adds b9d9968f63a [clangd] Handle clang-tidy suppression comments for diagnos [...] adds 854f268ca62 [MC] Move deprecation infos from MCTargetDesc to MCInstrInfo adds 6628c525cba [gn build] Port 854f268ca62 adds 7c1a6873aa5 [ARM] VMOV.64 immediate tests. NFC adds 00c76f34962 [ELF][test] Improve arm-exidx-output.s to test different ou [...] adds a5458bb0d6b Don't claim template names that name non-templates are undeclared. new 6e0afb5f108 [ARMMVE] Create fewer temporary SmallVectors new 2451e4c5978 [X86] Add sse4.2 command lines to min/max reduction tests. The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 87 ++- .../clang-tidy/ClangTidyDiagnosticConsumer.h | 11 +- clang-tools-extra/clangd/ParsedAST.cpp | 9 +- .../clangd/unittests/DiagnosticsTests.cpp | 29 +- clang/include/clang/AST/PrettyPrinter.h | 3 +- clang/include/clang/Basic/Builtins.def | 2 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 3 +- clang/include/clang/Sema/Sema.h | 32 +- clang/lib/Sema/SemaTemplate.cpp | 30 +- clang/test/SemaCXX/pseudo-destructors.cpp | 13 + clang/test/SemaCXX/vararg-non-pod.cpp | 7 + clang/utils/TableGen/MveEmitter.cpp | 4 +- lld/test/ELF/arm-exidx-link.s | 25 - lld/test/ELF/arm-exidx-output.s | 34 +- llvm/include/llvm/ADT/PostOrderIterator.h | 3 +- llvm/include/llvm/Analysis/MemoryBuiltins.h | 8 + llvm/include/llvm/Analysis/TargetLibraryInfo.def | 3 + .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 6 + llvm/include/llvm/MC/MCInstrDesc.h | 14 - llvm/include/llvm/MC/MCInstrInfo.h | 23 +- llvm/include/llvm/Target/TargetOptions.h | 2 + llvm/lib/Analysis/BasicAliasAnalysis.cpp | 2 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 26 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 2 + llvm/lib/Frontend/OpenMP/OMPContext.cpp | 16 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCInstrDesc.cpp | 11 - llvm/lib/MC/MCInstrInfo.cpp | 27 + .../Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp | 4 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 9 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 2 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 46 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 4 +- .../Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp | 47 +- .../PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp | 6 +- llvm/lib/Target/X86/X86CallFrameOptimization.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 75 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 60 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 16 +- .../Transforms/InstCombine/InstCombineInternal.h | 6 + .../InstCombine/InstCombineMulDivRem.cpp | 24 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 30 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 9 +- .../InstCombine/InstCombineVectorOps.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 8 +- .../Transforms/Scalar/AlignmentFromAssumptions.cpp | 5 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 4 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 17 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 5 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPlan.h | 25 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 5 +- llvm/test/Analysis/CostModel/X86/reduce-fmax.ll | 110 +++ llvm/test/Analysis/CostModel/X86/reduce-fmin.ll | 110 +++ llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 380 +++++++++- llvm/test/CodeGen/Thumb2/mve-vmovimm.ll | 797 +++++++++++++++++---- llvm/test/CodeGen/X86/atomic-idempotent.ll | 547 +++++++++++--- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 158 ++-- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 432 ++++++----- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 434 ++++++----- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 464 +++++++----- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 422 +++++++---- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 188 ++--- .../CodeGen/X86/vector-shuffle-combining-avx2.ll | 45 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 10 +- llvm/test/MC/PowerPC/ppc32-reloc-directive.s | 9 + llvm/test/MC/PowerPC/ppc64-reloc-directive.s | 9 + .../AlignmentFromAssumptions/amdgpu-crash.ll | 33 + .../test/Transforms/DeadStoreElimination/simple.ll | 13 + .../InstCombine/pr33689_same_bitwidth.ll | 6 +- llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 1 + .../CodeGen/GlobalISel/PatternMatchTest.cpp | 8 + llvm/unittests/CodeGen/MachineInstrTest.cpp | 26 +- .../Transforms/Vectorize/VPlanHCFGTest.cpp | 26 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 2 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 95 ++- llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + mlir/docs/ConversionToLLVMDialect.md | 2 +- mlir/docs/CreatingADialect.md | 2 +- mlir/docs/Diagnostics.md | 4 +- mlir/docs/OpDefinitions.md | 2 +- mlir/docs/RationaleLinalgDialect.md | 2 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 2 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 13 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 4 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 2 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 8 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 4 +- .../mlir/Interfaces/InferTypeOpInterface.td | 3 +- mlir/include/mlir/Transforms/LoopUtils.h | 14 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 2 + mlir/lib/Transforms/Utils/LoopUtils.cpp | 45 +- .../StandardToLLVM/convert-to-llvmir.mlir | 22 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 2 +- mlir/test/IR/attribute.mlir | 2 +- mlir/test/Target/llvmir-intrinsics.mlir | 9 + mlir/test/mlir-tblgen/llvm-intrinsics.td | 2 +- 104 files changed, 3716 insertions(+), 1673 deletions(-) delete mode 100644 lld/test/ELF/arm-exidx-link.s create mode 100644 llvm/lib/MC/MCInstrInfo.cpp create mode 100644 llvm/test/Analysis/CostModel/X86/reduce-fmax.ll create mode 100644 llvm/test/Analysis/CostModel/X86/reduce-fmin.ll create mode 100644 llvm/test/Transforms/AlignmentFromAssumptions/amdgpu-crash.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (87ddbac6 -> 1221e1f3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 87ddbac6 4: update: llvm-linux: 20403 new 1221e1f3 4: update: llvm-linux: 20403 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (87ddbac6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-build_llvm/console.log | 12781 +++++++++++++-------------- 03-build_linux/console.log | 850 +- 05-check_regression/console.log | 2 +- 05-check_regression/results.regressions | 8 +- 06-update_baseline/console.log | 68 +- 06-update_baseline/results.regressions | 10 +- console.log | 13883 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 9 files changed, 13897 insertions(+), 13895 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits March 2020