[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allyesconfig updated (7ece7c0faae -> 38a8760b99b)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allyesconfig
in repository toolchain/ci/llvm-project.
from 7ece7c0faae Revert "Create basic SBEnvironment class"
adds 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
adds c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
adds 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
adds b6d9bfd180c [gn build] Port 0f4c70dd3ec
adds ff3aae69084 Fix Wdocumentation warning. NFCI.
adds a6787244010 Fix Wdocumentation warning. NFCI.
adds 770df904512 [clang-tidy] my work: fix sphinx docs
adds f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
adds d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
adds f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
adds d260a10d98d [clang] Fix crash during template sema checking
adds 49ccb32fd41 Update ConversionToLLVMDialect.md
adds f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
adds 73cf8abbe69 [ADT] Implement the Waymarking as an independent utility
adds 9ab0c9a6440 [gn build] Port 73cf8abbe69
adds 7a62ea3889b [ValueTracking] Short-circuit computeKnownBitsAddSub(); NFCI
adds 4ceade04284 [X86] Combine concat(shufps,shufps) -> shufps(concat,concat)
adds be41a98ac22 tsan: fix deadlock with pthread_atfork callbacks
adds 05880fc9ae7 [libc++] fix some non-modular tests
adds deb51033784 [libc++] Rework buildbot configuration for the greater good.
adds c0e1135fb08 [libc++] Fix URL to llvm github
adds 601d25cb736 [obj2yaml] - Simplify and reduce `ELFDumper<ELFT>::dumpSect [...]
adds 684ee2057f5 [clang/docs] Fix various sphinx warnings/errors in docs.
adds 7a3d994880c [X86][AVX] Add HADDPD test case for PR44694
adds 25eb9056d7f [X86] getTargetShuffleAndZeroables - add insert_subvector(u [...]
adds 2d712fb7558 [InstCombine] Add ctpop -> cttz combine tests (PR43513)
adds 920d90f9663 The generated code does not need to check for a null Decl; NFC.
adds 90c74435d36 [libc++] tolerate missing diagnostic with modules enabled
adds 34fd007aaf8 Revert "[ADT] Implement the Waymarking as an independent utility"
adds d779ee152ce [gn build] Port 34fd007aaf8
adds d1739f1e2f2 [X86] Add test for v4i8 loop sad pattern.
adds d477df59cf4 [MLIR][NFC] fix memref type doc comment on dynamic shape
adds a1e02753c0e [X86] Add nonloop v64i8 test to sad.ll.
adds 38a8760b99b [ORC] Move ostream operators for debugging output out of Core.h.
No new revisions were added by this update.
Summary of changes:
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 +
.../clang-tidy/bugprone/CMakeLists.txt | 1 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +++++
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 ++
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
clang-tools-extra/docs/ReleaseNotes.rst | 18 +
.../bugprone-spuriously-wake-up-functions.rst | 29 ++
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
clang-tools-extra/docs/clang-tidy/checks/list.rst | 3 +
.../bugprone-spuriously-wake-up-functions.c | 164 +++++++
.../bugprone-spuriously-wake-up-functions.cpp | 191 ++++++++
clang/docs/InternalsManual.rst | 2 +-
clang/docs/LanguageExtensions.rst | 2 +-
clang/docs/OpenMPSupport.rst | 4 +-
clang/docs/analyzer/checkers.rst | 4 +-
clang/docs/analyzer/developer-docs/DebugChecks.rst | 2 +-
clang/include/clang/Basic/AttrDocs.td | 16 +-
clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 +
clang/include/clang/Basic/DiagnosticGroups.td | 2 +-
clang/lib/CodeGen/CGBuiltin.cpp | 9 +
clang/lib/Sema/SemaChecking.cpp | 13 +-
clang/lib/Sema/SemaDeclCXX.cpp | 1 -
clang/test/CodeGen/builtins-wasm.c | 24 +
...-memcpy-inline.c => builtins-memcpy-inline.cpp} | 6 +
clang/utils/TableGen/ClangAttrEmitter.cpp | 4 +-
compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 9 +
compiler-rt/test/tsan/pthread_atfork_deadlock2.c | 49 ++
.../array/array.creation/to_array.fail.cpp | 2 +-
.../std/containers/sequences/deque/types.pass.cpp | 2 +
.../std/containers/sequences/list/types.pass.cpp | 2 +
.../std/containers/sequences/vector/types.pass.cpp | 2 +
libcxx/utils/docker/debian9/buildbot/Dockerfile | 40 ++
.../docker/debian9/buildbot/buildbot-auth.json | 4 +
.../docker/debian9/buildbot/docker-compose.yml | 19 +
.../debian9/buildbot/install-gcloud-agents.sh | 11 +
.../docker/debian9/buildbot/install-packages.sh | 35 ++
.../debian9/{scripts => }/buildbot/run_buildbot.sh | 41 +-
libcxx/utils/docker/debian9/compilers.yml | 174 -------
.../docker/debian9/compilers/clang.Dockerfile | 19 -
.../debian9/compilers/compiler-zoo.Dockerfile | 37 --
.../utils/docker/debian9/compilers/gcc.Dockerfile | 24 -
libcxx/utils/docker/debian9/docker-compose.yml | 14 -
.../docker/debian9/llvm-buildbot-worker.Dockerfile | 23 -
.../docker/debian9/llvm-builder-base.Dockerfile | 47 --
.../docker/debian9/scripts/build_gcc_version.sh | 108 -----
.../docker/debian9/scripts/build_llvm_version.sh | 106 -----
.../scripts/buildbot/docker_start_buildbots.sh | 8 -
.../debian9/scripts/install_clang_packages.sh | 81 ----
llvm/include/llvm/ExecutionEngine/Orc/Core.h | 75 +--
llvm/include/llvm/ExecutionEngine/Orc/DebugUtils.h | 69 +++
.../include/llvm/ExecutionEngine/Orc/Speculation.h | 1 +
llvm/lib/Analysis/ValueTracking.cpp | 14 +-
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 4 +-
llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/Core.cpp | 284 +-----------
llvm/lib/ExecutionEngine/Orc/DebugUtils.cpp | 276 +++++++++++
llvm/lib/ExecutionEngine/Orc/Layer.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 1 +
.../lib/Target/AArch64/AArch64TargetObjectFile.cpp | 1 -
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
.../lib/Target/Hexagon/HexagonTargetObjectFile.cpp | 1 -
llvm/lib/Target/Lanai/LanaiTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/MipsTargetObjectFile.cpp | 1 -
llvm/lib/Target/PowerPC/PPCTargetObjectFile.cpp | 1 -
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp | 1 -
llvm/lib/Target/Sparc/SparcTargetObjectFile.cpp | 1 -
llvm/lib/Target/X86/X86ISelLowering.cpp | 43 +-
llvm/lib/Target/X86/X86TargetMachine.cpp | 12 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 26 +-
llvm/lib/Target/X86/X86TargetObjectFile.h | 24 +-
.../Transforms/InstCombine/InstCombineCalls.cpp | 30 +-
llvm/test/CodeGen/X86/constructor.ll | 1 +
llvm/test/CodeGen/X86/funnel-shift.ll | 64 +++
llvm/test/CodeGen/X86/haddsub-undef.ll | 28 ++
llvm/test/CodeGen/X86/init-priority.ll | 2 +-
llvm/test/CodeGen/X86/masked_store_trunc.ll | 18 +-
llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 36 +-
llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 30 +-
llvm/test/CodeGen/X86/pr40891.ll | 6 +-
llvm/test/CodeGen/X86/sad.ll | 509 +++++++++++++++++++++
llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +-
llvm/test/CodeGen/X86/var-permute-256.ll | 50 +-
llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-mul.ll | 4 +-
llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-trunc-math.ll | 240 ++++------
llvm/test/CodeGen/X86/vector-trunc-packus.ll | 40 +-
llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 34 +-
llvm/test/CodeGen/X86/vector-trunc-usat.ll | 26 +-
llvm/test/CodeGen/X86/vector-trunc.ll | 58 +--
llvm/test/Transforms/InstCombine/ctpop-cttz.ll | 69 +++
llvm/tools/llc/llc.cpp | 4 +-
llvm/tools/obj2yaml/elf2yaml.cpp | 246 ++++------
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 +
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/include/mlir/IR/StandardTypes.h | 4 +-
99 files changed, 2271 insertions(+), 1638 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
rename clang/test/Sema/{builtins-memcpy-inline.c => builtins-memcpy-inline.cpp} (86%)
create mode 100644 compiler-rt/test/tsan/pthread_atfork_deadlock2.c
create mode 100644 libcxx/utils/docker/debian9/buildbot/Dockerfile
create mode 100644 libcxx/utils/docker/debian9/buildbot/buildbot-auth.json
create mode 100644 libcxx/utils/docker/debian9/buildbot/docker-compose.yml
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-gcloud-agents.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-packages.sh
rename libcxx/utils/docker/debian9/{scripts => }/buildbot/run_buildbot.sh (72%)
delete mode 100644 libcxx/utils/docker/debian9/compilers.yml
delete mode 100644 libcxx/utils/docker/debian9/compilers/clang.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/compiler-zoo.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/gcc.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/docker-compose.yml
delete mode 100644 libcxx/utils/docker/debian9/llvm-buildbot-worker.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/llvm-builder-base.Dockerfile
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_gcc_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_llvm_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/docker_start_buildbots.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/install_clang_packages.sh
create mode 100644 llvm/test/Transforms/InstCombine/ctpop-cttz.ll
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allyesconfig updated (95d2a84 -> cfbee9b)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allyesconfig
in repository toolchain/ci/base-artifacts.
discards 95d2a84 2: update: llvm-linux: 18328
new cfbee9b 2: update: llvm-linux: 18328
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (95d2a84)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 176 +-
02-build_llvm/console.log | 12780 ++++----
03-build_linux/console.log | 51498 +++++++++++++++---------------
05-check_regression/console.log | 18 +-
06-update_baseline/console.log | 44 +-
console.log | 64516 +++++++++++++++++++-------------------
jenkins/manifest.sh | 8 +-
regressions.txt | 20 +-
8 files changed, 64528 insertions(+), 64532 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (257edc6db943 -> 585e0cc08069)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig
in repository toolchain/ci/linux.
from 257edc6db943 Linux 5.4.26
adds 536942bf70b5 netfilter: hashlimit: do not use indirect calls during gc
adds f6fccb0a0e59 netfilter: xt_hashlimit: unregister proc file before relea [...]
adds f3c478104a9a drm/amdgpu: Fix TLB invalidation request when using semaphore
adds 20eed7692749 ACPI: watchdog: Allow disabling WDAT at boot
adds 65b44497414b HID: apple: Add support for recent firmware on Magic Keyboards
adds 87bd74b77531 ACPI: watchdog: Set default timeout in probe
adds 190e929e6cba HID: i2c-hid: add Trekstor Surfbook E11B to descriptor override
adds 1bc271dd397d HID: hid-bigbenff: fix general protection fault caused by [...]
adds ccb747d805d3 HID: hid-bigbenff: call hid_hw_stop() in case of error
adds dd0d2d6ab6a2 HID: hid-bigbenff: fix race condition for scheduled work d [...]
adds c35aa36fec91 selftests/rseq: Fix out-of-tree compilation
adds a6f7e69cfafd tracing: Fix number printing bug in print_synth_event()
adds 079e9ad79410 cfg80211: check reg_rule for NULL in handle_channel_custom()
adds 6c663120ecdb scsi: libfc: free response frame from GPN_ID
adds d939f3389f9b net: usb: qmi_wwan: restore mtu min/max values after raw_i [...]
adds 5d92d834aa27 net: ks8851-ml: Fix IRQ handling and locking
adds a342bb7b9902 mac80211: rx: avoid RCU list traversal under mutex
adds 0c050d655475 net: ll_temac: Fix race condition causing TX hang
adds 6e3b69543b5e net: ll_temac: Add more error handling of dma_map_single() calls
adds c2cffaea4fde net: ll_temac: Fix RX buffer descriptor handling on GFP_AT [...]
adds 74886a6d9de8 net: ll_temac: Handle DMA halt condition caused by buffer [...]
adds 74c77d6a4ea9 blk-mq: insert passthrough request into hctx->dispatch directly
adds bbf3acbb8a77 drm/amdgpu: fix memory leak during TDR test(v2)
adds fd1f29f2a824 kbuild: add dtbs_check to PHONY
adds df8e98b00941 kbuild: add dt_binding_check to PHONY in a correct place
adds d1984c92f072 signal: avoid double atomic counter increments for user ac [...]
adds 4d6ee3123d65 slip: not call free_netdev before rtnl_unlock in slip_open
adds 1c7dde0a9bfc net: phy: mscc: fix firmware paths
adds 65340b196811 hinic: fix a irq affinity bug
adds e6f52d5ce172 hinic: fix a bug of setting hw_ioctxt
adds cfc7f5fe5c61 hinic: fix a bug of rss configuration
adds 006cd2426a05 net: rmnet: fix NULL pointer dereference in rmnet_newlink()
adds 8a027eee62f7 net: rmnet: fix NULL pointer dereference in rmnet_changelink()
adds 002b4bd9b51d net: rmnet: fix suspicious RCU usage
adds 5ce5e95d72f1 net: rmnet: remove rcu_read_lock in rmnet_force_unassociat [...]
adds 835bbd892683 net: rmnet: do not allow to change mux id if mux id is duplicated
adds 8eccc6d06ea1 net: rmnet: use upper/lower device infrastructure
adds 34c550ebb219 net: rmnet: fix bridge mode bugs
adds e2b8b042c98b net: rmnet: fix packet forwarding in rmnet bridge mode
adds 99746e92fa4c sfc: fix timestamp reconstruction at 16-bit rollover points
adds dbce8292217a jbd2: fix data races at struct journal_head
adds 235fb892d846 blk-mq: insert flush request to the front of dispatch queue
adds 881876bee657 net: qrtr: fix len of skb_put_padto in qrtr_node_enqueue
adds 1a9e78628d44 ARM: 8957/1: VDSO: Match ARMv8 timer in cntvct_functional()
adds 47b6d269dbbd ARM: 8958/1: rename missed uaccess .fixup section
adds ae119b7e1247 mm: slub: add missing TID bump in kmem_cache_alloc_bulk()
adds 5d961582ea88 HID: google: add moonball USB id
adds 1dc67950e2d1 HID: add ALWAYS_POLL quirk to lenovo pixart mouse
adds 81e0dac3780a ARM: 8961/2: Fix Kbuild issue caused by per-task stack pro [...]
adds 20ba40d262b0 ipv4: ensure rcu_read_lock() in cipso_v4_error()
adds 585e0cc08069 Linux 5.4.27
No new revisions were added by this update.
Summary of changes:
Documentation/admin-guide/kernel-parameters.txt | 4 +
Makefile | 5 +-
arch/arm/Makefile | 4 +-
arch/arm/boot/compressed/Makefile | 4 +-
arch/arm/kernel/vdso.c | 2 +
arch/arm/lib/copy_from_user.S | 2 +-
block/blk-flush.c | 2 +-
block/blk-mq-sched.c | 44 ++++-
block/blk-mq.c | 18 +-
block/blk-mq.h | 3 +-
drivers/acpi/acpi_watchdog.c | 12 +-
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 5 +-
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 8 +-
drivers/gpu/drm/amd/powerplay/smu_v11_0.c | 6 +-
drivers/hid/hid-apple.c | 3 +-
drivers/hid/hid-bigbenff.c | 31 ++-
drivers/hid/hid-google-hammer.c | 2 +
drivers/hid/hid-ids.h | 2 +
drivers/hid/hid-quirks.c | 1 +
drivers/hid/i2c-hid/i2c-hid-dmi-quirks.c | 8 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.c | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.h | 2 +-
drivers/net/ethernet/huawei/hinic/hinic_hw_if.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_qp.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_main.c | 3 +-
drivers/net/ethernet/huawei/hinic/hinic_rx.c | 5 +-
drivers/net/ethernet/micrel/ks8851_mll.c | 14 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.c | 186 +++++++++---------
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.h | 3 +-
.../net/ethernet/qualcomm/rmnet/rmnet_handlers.c | 7 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.c | 8 -
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.h | 1 -
drivers/net/ethernet/sfc/ptp.c | 38 +++-
drivers/net/ethernet/xilinx/ll_temac.h | 4 +
drivers/net/ethernet/xilinx/ll_temac_main.c | 209 +++++++++++++++++----
drivers/net/phy/mscc.c | 4 +-
drivers/net/slip/slip.c | 3 +
drivers/net/usb/qmi_wwan.c | 3 +
drivers/scsi/libfc/fc_disc.c | 2 +
drivers/watchdog/wdat_wdt.c | 23 +++
fs/jbd2/transaction.c | 8 +-
kernel/signal.c | 23 ++-
kernel/trace/trace_events_hist.c | 32 +++-
mm/slub.c | 9 +
net/ipv4/cipso_ipv4.c | 7 +-
net/mac80211/rx.c | 2 +-
net/netfilter/xt_hashlimit.c | 36 +---
net/qrtr/qrtr.c | 2 +-
net/wireless/reg.c | 2 +-
tools/testing/selftests/rseq/Makefile | 2 +-
50 files changed, 560 insertions(+), 247 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (7ece7c0faae -> 38a8760b99b)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig
in repository toolchain/ci/llvm-project.
from 7ece7c0faae Revert "Create basic SBEnvironment class"
adds 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
adds c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
adds 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
adds b6d9bfd180c [gn build] Port 0f4c70dd3ec
adds ff3aae69084 Fix Wdocumentation warning. NFCI.
adds a6787244010 Fix Wdocumentation warning. NFCI.
adds 770df904512 [clang-tidy] my work: fix sphinx docs
adds f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
adds d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
adds f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
adds d260a10d98d [clang] Fix crash during template sema checking
adds 49ccb32fd41 Update ConversionToLLVMDialect.md
adds f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
adds 73cf8abbe69 [ADT] Implement the Waymarking as an independent utility
adds 9ab0c9a6440 [gn build] Port 73cf8abbe69
adds 7a62ea3889b [ValueTracking] Short-circuit computeKnownBitsAddSub(); NFCI
adds 4ceade04284 [X86] Combine concat(shufps,shufps) -> shufps(concat,concat)
adds be41a98ac22 tsan: fix deadlock with pthread_atfork callbacks
adds 05880fc9ae7 [libc++] fix some non-modular tests
adds deb51033784 [libc++] Rework buildbot configuration for the greater good.
adds c0e1135fb08 [libc++] Fix URL to llvm github
adds 601d25cb736 [obj2yaml] - Simplify and reduce `ELFDumper<ELFT>::dumpSect [...]
adds 684ee2057f5 [clang/docs] Fix various sphinx warnings/errors in docs.
adds 7a3d994880c [X86][AVX] Add HADDPD test case for PR44694
adds 25eb9056d7f [X86] getTargetShuffleAndZeroables - add insert_subvector(u [...]
adds 2d712fb7558 [InstCombine] Add ctpop -> cttz combine tests (PR43513)
adds 920d90f9663 The generated code does not need to check for a null Decl; NFC.
adds 90c74435d36 [libc++] tolerate missing diagnostic with modules enabled
adds 34fd007aaf8 Revert "[ADT] Implement the Waymarking as an independent utility"
adds d779ee152ce [gn build] Port 34fd007aaf8
adds d1739f1e2f2 [X86] Add test for v4i8 loop sad pattern.
adds d477df59cf4 [MLIR][NFC] fix memref type doc comment on dynamic shape
adds a1e02753c0e [X86] Add nonloop v64i8 test to sad.ll.
adds 38a8760b99b [ORC] Move ostream operators for debugging output out of Core.h.
No new revisions were added by this update.
Summary of changes:
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 +
.../clang-tidy/bugprone/CMakeLists.txt | 1 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +++++
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 ++
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
clang-tools-extra/docs/ReleaseNotes.rst | 18 +
.../bugprone-spuriously-wake-up-functions.rst | 29 ++
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
clang-tools-extra/docs/clang-tidy/checks/list.rst | 3 +
.../bugprone-spuriously-wake-up-functions.c | 164 +++++++
.../bugprone-spuriously-wake-up-functions.cpp | 191 ++++++++
clang/docs/InternalsManual.rst | 2 +-
clang/docs/LanguageExtensions.rst | 2 +-
clang/docs/OpenMPSupport.rst | 4 +-
clang/docs/analyzer/checkers.rst | 4 +-
clang/docs/analyzer/developer-docs/DebugChecks.rst | 2 +-
clang/include/clang/Basic/AttrDocs.td | 16 +-
clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 +
clang/include/clang/Basic/DiagnosticGroups.td | 2 +-
clang/lib/CodeGen/CGBuiltin.cpp | 9 +
clang/lib/Sema/SemaChecking.cpp | 13 +-
clang/lib/Sema/SemaDeclCXX.cpp | 1 -
clang/test/CodeGen/builtins-wasm.c | 24 +
...-memcpy-inline.c => builtins-memcpy-inline.cpp} | 6 +
clang/utils/TableGen/ClangAttrEmitter.cpp | 4 +-
compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 9 +
compiler-rt/test/tsan/pthread_atfork_deadlock2.c | 49 ++
.../array/array.creation/to_array.fail.cpp | 2 +-
.../std/containers/sequences/deque/types.pass.cpp | 2 +
.../std/containers/sequences/list/types.pass.cpp | 2 +
.../std/containers/sequences/vector/types.pass.cpp | 2 +
libcxx/utils/docker/debian9/buildbot/Dockerfile | 40 ++
.../docker/debian9/buildbot/buildbot-auth.json | 4 +
.../docker/debian9/buildbot/docker-compose.yml | 19 +
.../debian9/buildbot/install-gcloud-agents.sh | 11 +
.../docker/debian9/buildbot/install-packages.sh | 35 ++
.../debian9/{scripts => }/buildbot/run_buildbot.sh | 41 +-
libcxx/utils/docker/debian9/compilers.yml | 174 -------
.../docker/debian9/compilers/clang.Dockerfile | 19 -
.../debian9/compilers/compiler-zoo.Dockerfile | 37 --
.../utils/docker/debian9/compilers/gcc.Dockerfile | 24 -
libcxx/utils/docker/debian9/docker-compose.yml | 14 -
.../docker/debian9/llvm-buildbot-worker.Dockerfile | 23 -
.../docker/debian9/llvm-builder-base.Dockerfile | 47 --
.../docker/debian9/scripts/build_gcc_version.sh | 108 -----
.../docker/debian9/scripts/build_llvm_version.sh | 106 -----
.../scripts/buildbot/docker_start_buildbots.sh | 8 -
.../debian9/scripts/install_clang_packages.sh | 81 ----
llvm/include/llvm/ExecutionEngine/Orc/Core.h | 75 +--
llvm/include/llvm/ExecutionEngine/Orc/DebugUtils.h | 69 +++
.../include/llvm/ExecutionEngine/Orc/Speculation.h | 1 +
llvm/lib/Analysis/ValueTracking.cpp | 14 +-
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 4 +-
llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/Core.cpp | 284 +-----------
llvm/lib/ExecutionEngine/Orc/DebugUtils.cpp | 276 +++++++++++
llvm/lib/ExecutionEngine/Orc/Layer.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 1 +
.../lib/Target/AArch64/AArch64TargetObjectFile.cpp | 1 -
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
.../lib/Target/Hexagon/HexagonTargetObjectFile.cpp | 1 -
llvm/lib/Target/Lanai/LanaiTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/MipsTargetObjectFile.cpp | 1 -
llvm/lib/Target/PowerPC/PPCTargetObjectFile.cpp | 1 -
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp | 1 -
llvm/lib/Target/Sparc/SparcTargetObjectFile.cpp | 1 -
llvm/lib/Target/X86/X86ISelLowering.cpp | 43 +-
llvm/lib/Target/X86/X86TargetMachine.cpp | 12 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 26 +-
llvm/lib/Target/X86/X86TargetObjectFile.h | 24 +-
.../Transforms/InstCombine/InstCombineCalls.cpp | 30 +-
llvm/test/CodeGen/X86/constructor.ll | 1 +
llvm/test/CodeGen/X86/funnel-shift.ll | 64 +++
llvm/test/CodeGen/X86/haddsub-undef.ll | 28 ++
llvm/test/CodeGen/X86/init-priority.ll | 2 +-
llvm/test/CodeGen/X86/masked_store_trunc.ll | 18 +-
llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 36 +-
llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 30 +-
llvm/test/CodeGen/X86/pr40891.ll | 6 +-
llvm/test/CodeGen/X86/sad.ll | 509 +++++++++++++++++++++
llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +-
llvm/test/CodeGen/X86/var-permute-256.ll | 50 +-
llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-mul.ll | 4 +-
llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-trunc-math.ll | 240 ++++------
llvm/test/CodeGen/X86/vector-trunc-packus.ll | 40 +-
llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 34 +-
llvm/test/CodeGen/X86/vector-trunc-usat.ll | 26 +-
llvm/test/CodeGen/X86/vector-trunc.ll | 58 +--
llvm/test/Transforms/InstCombine/ctpop-cttz.ll | 69 +++
llvm/tools/llc/llc.cpp | 4 +-
llvm/tools/obj2yaml/elf2yaml.cpp | 246 ++++------
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 +
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/include/mlir/IR/StandardTypes.h | 4 +-
99 files changed, 2271 insertions(+), 1638 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
rename clang/test/Sema/{builtins-memcpy-inline.c => builtins-memcpy-inline.cpp} (86%)
create mode 100644 compiler-rt/test/tsan/pthread_atfork_deadlock2.c
create mode 100644 libcxx/utils/docker/debian9/buildbot/Dockerfile
create mode 100644 libcxx/utils/docker/debian9/buildbot/buildbot-auth.json
create mode 100644 libcxx/utils/docker/debian9/buildbot/docker-compose.yml
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-gcloud-agents.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-packages.sh
rename libcxx/utils/docker/debian9/{scripts => }/buildbot/run_buildbot.sh (72%)
delete mode 100644 libcxx/utils/docker/debian9/compilers.yml
delete mode 100644 libcxx/utils/docker/debian9/compilers/clang.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/compiler-zoo.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/gcc.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/docker-compose.yml
delete mode 100644 libcxx/utils/docker/debian9/llvm-buildbot-worker.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/llvm-builder-base.Dockerfile
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_gcc_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_llvm_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/docker_start_buildbots.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/install_clang_packages.sh
create mode 100644 llvm/test/Transforms/InstCombine/ctpop-cttz.ll
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (9113d32 -> 777e09f)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig
in repository toolchain/ci/base-artifacts.
discards 9113d32 0: update: llvm-linux: boot
new 777e09f 0: update: llvm-linux: boot
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (9113d32)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 162 +-
02-build_llvm/console.log | 12780 ++++++++++++++++-----------------
03-build_linux/console.log | 1132 +--
04-boot_linux/console.log | 438 +-
05-check_regression/console.log | 10 +-
06-update_baseline/console.log | 2 +-
console.log | 14524 +++++++++++++++++++-------------------
jenkins/manifest.sh | 12 +-
8 files changed, 14532 insertions(+), 14528 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3 updated (5087ace6519 -> d779ee152ce)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3
in repository toolchain/ci/llvm-project.
from 5087ace6519 [Clang][SVE] Parse builtin type string for scalable vectors
adds caef4a81c93 [AVR] Make helper functions static. NFC.
adds 5cc9dea78a3 [tblgen] Remove unused private field. NFC.
adds 775bf626982 [SystemZ] Regenerate rotate/shift tests
adds 1ec395523d8 [Thumb2] Regenerate rotate tests
adds 3ffb5ef7b03 [PowerPC] Regenerate rotate tests
adds de5b2cfdd46 AMDGPU/GlobalISel: Add baseline test for mul
adds 79cda46e49b AMDGPU/GlobalISel: Add baseline test for mul
adds d09a46cdbc8 [gn build] (manually) port 5087ace6519
adds a1e940b1853 [Driver][test] Add a specific test file for -fmerge-all-constants
adds 47df2220a27 [gn build] (manually) port 5087ace6519 more
adds de0011abf58 [gn build] Port 5087ace6519
adds fe6037172b9 AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE
adds ce33926342c AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
adds d3851332493 [llvm-objdump][test] Move {AArch64,X86}/macho-* to MachO/
adds 98f2bb44610 [ORC] Enable JITEventListeners in the RTDyldObjectLinkingLayer.
adds b1cdada023a [llvm-objdump][test] Move {AArch64,ARM}/* to ELF/ARM/ or Ma [...]
adds 7f5b8115acb [gn build] don't repeat arm header targets twice. no behavi [...]
adds 9c5771710e6 Revert "[ORC] Enable JITEventListeners in the RTDyldObjectL [...]
adds 6ed18eaa777 [llvm-objdump][test] Change llvm-objdump tests to use doubl [...]
adds 7f6b25ad1bb [compiler-rt] [netbsd] Add support for the MKIPFILTER=no di [...]
adds b2da1ddaef2 [X86] Add a non-zero cost for truncating v32i16->v32i8 on a [...]
adds ecd6d7254e6 [test] llvm/test/: change llvm-objdump single-dash long opt [...]
adds f0374e7db2d [test] lld/test/: change llvm-objdump single-dash long opti [...]
adds 5c3ec7dc41f [llvm-objdump] Require long options to use double-dash --lo [...]
adds f84beee9b8a [NFC][Test] Add three tests to verify the behavior of a*b-c [...]
adds a79863f2f72 Support prefix padding for alignment purposes (Relaxable in [...]
adds c94cfe6ea7f [MLIR] fix parse bound error message
adds 2059d28bfd3 [lldb/Utils] Use PYTHON_EXECUTABLE to configure lldb-dotest [...]
adds bfedb663ccf [lldb/Host] s/FindProcesses/FindProcessesImpl/ in freebsd/Host.cpp
adds 4c90a5297d1 [lldb/Process] Include Unwind.h in FreeBSDThread
adds 4ffe3ac729a Revert "[CodeGenPrepare] Freeze condition when transforming [...]
adds 6ad63606ea4 [CodeGenPrepare] Freeze condition when transforming select to br
adds 54146cbd32e [debuginfo-tests] Update test for double-dash long-option.
adds 0eba5dc80fb [analyzer] Fix modeling some library functions when UCHAR_M [...]
adds 53c2e10fb8a [Coroutines] Do not evaluate InitListExpr of a co_return
adds ad643d5e93c [Verifier] Remove invalid verifier check
adds e0ab0e6a281 [MIPS] Implement PUL.PS and PUU.PS instructions
adds 56aed6144a1 [AVR] Add a release note about the AVR backend becoming an [...]
adds d2b522f173c [NFC][X86] Simplify test cases for branch align
adds 2005c60a6bf [obj2yaml][test] - Simplify call-graph-profile-section.yaml. NFCI.
adds a2923b2a1e4 Implement CET Shadow Stack (Intel Controlflow Enforcement T [...]
adds b1a7a245ec2 [NFC][MC] Rename alignBranches* to emitInstruction*
adds c93652517c8 [DebugInfo] Handle generic type DW_OP_convert ops in llvm-d [...]
adds 8b409eabaf7 [SVE] Auto-generate builtins and header for svld1.
adds 3a5ddedadb6 [llvm-objdump] Display locations of variables alongside dis [...]
adds f62b898c1f5 [DebugInfo] Add unit test for compact expression printer
adds c0cf5f5da9a [llvm-objdump] Add simple memory expressions to variable display
adds 18649f48139 [llvm-objdump] Add entry_value and stack_value opcodes
adds 5abfa3226da [lldb/DWARF] Fix crash when a dwo compile unit refers to a [...]
adds 02b6a3c3499 [DebugInfo] Handle generic type DW_OP_convert ops in dsymutil
adds 161f70eae6c Don't run ARM objdump tests when ARM backend not built
adds 042eb0482aa [llvm-objdump] Add llvm_unreachable to silence GCC warning. NFC.
adds 2878c669387 Don't run PowerPC objdump tests when PowerPC backend not built
adds 132f25bcca2 [SystemZ] Avoid scalarization of [SU]INT_TO_FP ISD-nodes.
adds 2f20417ef04 Add AllowMissingMoveFunctionsWhenCopyIsDeleted flag to cppc [...]
adds c5ff3df8393 [lldb] Hardcode target in dwo-type-in-main-file.s test
adds f4cb9c919e2 Disable llvm-objdump --debug-vars tests on Windows
adds 56cd6e356f1 [NFC][TTI] Use switch in getCastInstrCost
adds 67d25914b2a [AST] rename DependencyFlags.h => DependenceFlags.h, NFC
adds ac4609cb1d0 [X86] LowerRotate - use X86::isConstantSplat to detect cons [...]
adds e43a0857818 [X86] X86::isConstantSplat - enable partial undef bit handl [...]
adds e40525e0f2a [NFC][TTI] Remove static_casts
adds 46c34447f86 [yaml2obj][test] - Fix comments in ELF/program-header-addre [...]
adds adc2e250a1c Disable memcpy-inline-fails.ll for windows
adds acdcd23b7b0 Add tests to ExpandMemCmp/X86/memcmp.ll before submitting D76113
adds 0a840ef8005 [lldb] Copy m_behaves_like_zeroth_frame on stack frame update
adds 332edcc6bd1 [lldb] Remove unimplemented StackFrame::BehavesLikeZerothFrame
adds 7aecf2323c4 [ExpandMemCmp] Correctly set alignment of generated loads
adds c0241f150dc [GlobalISel] combine G_TRUNC with G_MERGE_VALUES
adds 85462aefb52 [gn build] (manually) port 8b409eaba
adds 2b3b453a827 [TargetLowering] Only demand a funnelshift's modulo amount bits
adds 8d6582aa6bb [gn build] (manually) port 8b409eaba more
adds 185b41393dc [gn build] Port f62b898c1f5
adds 536ba6373f0 [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to [...]
adds 57d896e838b AMDGPU/GlobalISel: Make some large merges legal
adds 4efec6e1c00 Revert "Disable memcpy-inline-fails.ll for windows"
adds 5c261c9c452 Fix typo in parameter name.
adds 6ce537ccfcf Revert "[SVE] Auto-generate builtins and header for svld1."
adds 8ff2dcb18b5 [GlobalISel] add additional lowering support for G_INSERT
adds e2d8aa6bf77 [lldb] Re-add nullptr check to IRForTarget::RewriteObjCCons [...]
adds 4060016fce3 Revert "[gn build] (manually) port 8b409eaba"
adds 19a03501879 GlobalISel: Fix round lowering
adds 88fbd8f9e79 [lldb/Reproducers] Decode run-length encoding in GDB replay [...]
adds ddd20ed1586 [AST] Move dependence computations into a separate file
adds 18c97662482 Revert "[AST] Move dependence computations into a separate file"
adds 8a593e29ab9 [AST] Correct the CXXOperatorCallExpr source range.
adds 84386b2d8ae AMDGPU: Drop special case f64 fround lowering
adds 07a41544fde Minor fix to a comment in CodeGenPrepare.cpp
adds 09f4bdc03f8 [DexTer] Add step.UNKNOWN check for NoneType line numbers.
adds 36091109675 Implement _LIBCPP_SUPPRESS_DEPRECATED_XXX when testing MSVC's STL
adds c460dc6eebc AMDGPU/GlobalISel: Fix some illegal scalar argument types
adds 80b627d69d3 AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
adds f5943288537 [PowerPC] Disable sanitizer test due to failures when using LLD
adds 2e773626266 GlobalISel: Fix lower bswap for vectors
adds ebb181cf409 [X86] matchScalarReduction - add support for partial reductions
adds 9e484220358 Revert "[llvm-objdump] Display locations of variables along [...]
adds 7d382dcd46a [Syntax] Build declarator nodes
adds 05e7d8d6ce0 TTI: Add addrspace parameters to memcpy lowering functions
adds b0bdb186f50 Utils: Always set alignment when expanding mem intrinsics
adds 0616e9964b9 [InstSimplify][SVE] Fix SimplifyGEPInst for scalable vector.
adds 0f2b68d9c70 Implement IR intrinsics for gather prefetch.
adds 9b1513866fd [mlir][NFC] Add missing include for std::string.
adds 0928368f623 [libc] Provide Arm Optimized Routines for the LLVM libc project.
adds 623cb95eb33 Revert "[InstSimplify] Simplify calls with "returned" attribute"
adds 78d622a48c1 [libc] Add a README.md file to the AOR directory.
adds 2d723d4ad51 [mlir] Avoid the use of auto in templates to fix MSVC build
adds 05ff3323e07 [AArch64] Remove unused variable
adds 378b1e60809 [X86] Assign avx512bf16 instructions to the SSEPackedSingle [...]
adds 166f83f4366 [QuantOps] Add the quant region definition
adds 74bf95d71df [CUDA] Updated CompileCudaWithLLVM doc.
adds 7fa204580df [LoopTerminology] Rotated Loops
adds 30dc342f084 [LoopTerminology] Rotated Loops images
adds df082ac45aa Basic Block Sections support in LLVM.
adds 78ce190803c [gn build] Port df082ac45aa
adds 2a3723ef114 [memtag] Plug in stack safety analysis.
adds 19fccc52ff2 [Concepts] Fix incorrect control flow when TryAnnotateTypeC [...]
adds fbb23c9714f Fix profiling options on PS4 target: - libclang_rt.profile [...]
adds 5f7772004b1 [Tests] Add test coverage for prefix selection logic
adds 8b3b04eb416 Make isValidImmForSVEVecImmAddrMode inline static rather th [...]
adds d811aee5d9c [MLIR][NFC] update/clean up affine PDT, related utils, its [...]
adds bd5941b9cee [mlir] Remove the PatternState class and simplify PatternMa [...]
adds c3f0ceab0fd Add target to test basicblock-sections-mir-parse.mir
adds 90a2fbdb044 Switch to TypeSystemClang over to CreateDeserialized() (NFC)
adds 85726bbcbaa [X86] Disable fast-isel call lowering for functions with vX [...]
adds ac48b1885ad [Support] Change isatty to is_displayed
adds 032743e18f2 [mlir] Add support for the attribute verifiers in the diale [...]
adds 39bcc76a925 [X86] Disable nop padding before instruction following hardcode
adds d00d6a19dda Fix `-Wpedantic` warning. NFC.
adds f0714cbb6a9 [sanitizer] Fix warning on windows
adds f20dcc31e31 Fix unused function warning
adds 332f0b3cd48 Affine expr simplification for add of const multiple of sam [...]
adds fa72b29bec0 [PowerPC] add test cases for target hook isProfitableToHoist - NFC
adds 80c351cdb6e [InstCombine] Transform to undef incorrect atomic unordered [...]
adds 0b126eec6d4 [NFC][PowerPC] Simplify the logic in lower select_cc
adds 3f3bda1c372 [LoopTerminology] Minor fixes in loop rotation
adds 8aa07f81b85 Remove the old SecTaskAccess entry from debugserver's plist
adds 8620bb95343 [lld] Fix "loop variable creates a copy" warning
adds 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...]
adds 876bb86e26c [AST] Move dependence computations into a separate file
adds 1b5970edda4 [gn build] Port 876bb86e26c
adds d3d844212fc Fix the buildbot error.
adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...]
adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test.
adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...]
adds 5156e38eb1d Fix memtag test.
adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...]
adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc
adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp
adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types
adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...]
adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types
adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types
adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs
adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target
adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown
adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission.
adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught
adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...]
adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC).
adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints
adds 4add2492055 [AVR] Add support for the -mdouble=x flag
adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...]
adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types
adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance
adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types
adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...]
adds ad357c15230 [gn build] Port ac1d23ed7de
adds f95541839cb [lldb] Tighten checks in TestStats.py
adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins
adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive.
adds 2aba9b6cf8a AMDGPU/GlobalISel: Legalize a16 images
adds 83ffbf26181 AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
adds d9a012ed8a5 AMDGPU/GlobalISel: Adjust image load register type based on dmask
adds d0fe13ecf9a AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize
adds acf6e4190f4 Purge unused diagnostics. NFC.
adds 73b1da16051 [MIPS] Implement MIPS3D vector instructions
adds 873ab73db47 [ValueLattice] Clarify that constant state can reached from undef.
adds e119980f3f8 [mlir] LLVM dialect: move ensureDistinctSuccessors out of s [...]
adds 48a9cf90439 [AMDGPU] Enable SEXT divergence driven selection.
adds e8ac825f5b9 [AssumeBundles] Detection of Empty bundles
adds a060a1782e2 [Alignment] Add alignTo with skew parameter
adds 039c917b43b AMDGPU/GlobalISel: Fix asserting on gather4 intrinsics
adds 60963fa6301 [HIP] Let clang recognize .hip extension
adds f8dbe50e99b [docs] Remove outdated note about migration to Git
adds 9cd8db1c80c [NFC][PowerPC] Add 2 test cases to early-ret.mir to test BL [...]
adds 34b8a0d5998 [Verifier] Silence static analyzer null dereference warning [...]
adds c9656a3b311 [DAGCombiner] matchRotateSub - handle shift amount truncation
adds 704cd4d5d07 [clangd] Only minimally escape text when rendering to markdown.
adds 08ab8c9af4d [NFC] Add UsedDeclVisitor
adds 1f93b162fc6 Support repeated machine outlining
adds 6e29846b29d [AMDGPU] Fix whole wavefront mode
adds 76cf14035be [MLIR] Added llvm.fence
adds b9f1b8be1cb Revert "Support repeated machine outlining"
adds 5d90f886bc0 [clang][AArch64] readd support for 'p' inline asm constraint
adds 585a3cc31bb Fix -Wdeprecated-copy-dtor and -Wdeprecated-dynamic-excepti [...]
adds 9e2715aaaca [lldb] Remove template parameters from FunctionTemplateDecl names
adds 98369178bc6 [SelectionDAGBuilder] Don't set MachinePointerInfo for gath [...]
adds b6bcf728507 [OPENMP50]Mark expression in detach clause as firstprivate.
adds 1bf0c993758 [ValueTracking][SVE] Fix isGEPKnownNonNull for scalable vector.
adds 5267f5e6b4c [mlir] Add a hook to PatternRewriter to allow for patterns [...]
adds 586565c514e [InstCombine] add tests for bool math; NFC
adds be9e3d94165 [InstCombine] reduce demand-limited bool math to logic, part 2
adds 661c950630f [NFC][Attr TableGen] Emit Spelling Enum for Attr types if there >1
adds 768ead0a6ca [libc] Add a new rule `add_object`.
adds 3d9e6c42f8c [libc++] Use env to set the tool's environment on Darwin
adds 080dd10f7df Move RDF from Hexagon to Codegen
adds 5555c04ba9f [gn build] Port 080dd10f7df
adds 526c51e6fdc [DwarfDebug] Fix an assertion error when emitting call site [...]
adds 51b78a3e06d [libc++] Bugfix to std::binomial_distribution<int>
adds 2bd1ca28c1f [ELF][test] Delete unneeded --no-threads
adds 17566573b29 [libc] Resolve race condition in sub-process test runner.
adds a72ae99cf9d [SCCP] Split up callsite handling, only propagate result on [...]
adds c48442c9f38 PR45207: Fix crash if constrained-type-specifier annotation [...]
adds 36b8d02c8df [pstl] A hot fix for exclusive_scan (+ lost enable_if in de [...]
adds 83989e69415 Don't call anyone lazy in the documentation.
adds 1458bb92dff [lit] NFC: Fix typo in log statement
adds c45eaeabb77 [Clang] Undef attribute for global variables
adds 68224c19522 [TargetLowering] Only demand a rotation's modulo amount bits
adds d177c36e5c4 Add some libc++ revisions to .git-blame-ignore-revs
adds 7aa28995e87 [lldb/PlatformDarwin] Be more robust in computing the SDK p [...]
adds 6a38e0e4f51 [MC] Recalculate fragment offsets after relaxation
adds a4ef2a71d38 [libc++] Move some misplaced compile-time flags
adds 9a65d683e02 [mlir] Add target for Shape dialect
adds a2920c4ea99 [codegen] Fix one more case where `getGlobalDecl` should be [...]
adds 31b7f0ed6a9 [clangd] Extend findTarget()'s dependent name heuristic to [...]
adds 1d19b153955 Fix arm build broken by D74361 by dropping align from filec [...]
adds 363dd3f394b [mlir][NFC] Rename QuantOps to Quant
adds 4d60f47b082 [mlir][NFC] Renamed VectorOps to Vector
adds 3829d85cc61 [lldb/PlatformDarwin] Return POSIX path from FindXcodeConte [...]
adds cc691f3384c Disable loader-uninitialized tests on Windows
adds 68f163df0ec [AMDGPU] Print DWARF register numbers in AMDGPUInstPrinter
adds a11b3304188 [lldb/Bindings] Check that process isn't None before callin [...]
adds c9b454a1b7e AMDGPU/GlobalISel: Fix verifier errors on image atomics
adds f2f8bdc2b16 Fix `-Wunused-variable` warning. NFC.
adds a9e05d5711a [libc] Add AOR testing dependencies for buildbot workers.
adds 4e0fe038f43 Revert "Avoid emitting unreachable SP adjustments after `throw`"
adds ab2dcff309f Support repeated machine outlining
adds 7b166d51823 Revert "Support repeated machine outlining"
adds 7ca473a27bd [MLIR] Add support for out of tree external projects using MLIR
adds 2fae7878d55 [mlir][Vector] Mostly-NFC - Restructure options for lowerin [...]
adds 3145427dd73 [mlir][NFC] Replace all usages of PatternMatchResult with L [...]
adds bd0ca2627cf [mlir] Update DRR patterns to notify the rewriter why a pat [...]
adds d577193c0f7 [DAGCombine] Respect the uses when combine FMA for a*b+/-c*d
adds e7a811b3193 PR45133: Don't crash if the active member of a union change [...]
adds 34d0d6ba74f [mlir][DialectConversion] Print the operation being legaliz [...]
adds 9bca8fc4cf5 Revert "AMDGPU/GlobalISel: Fully handle 0 dmask case during [...]
adds 4d35055635a [libc] Add sigaction
adds 974d649f8ea CET for Exception Handle
adds c3df69faa03 [Alignment][NFC] Deprecate getTransientStackAlignment
adds bd763e2cf7c [clang] Fix crash on visiting null nestedNameSpecifier.
adds ef56b55e129 [NFC][ARM] Add thumb triple to test
adds 5672ae8d868 [SCCP] Use constant ranges for select, if cond is overdefined.
adds cda2b0769f5 [InstCombine][X86] Tests for variable but in-range per-elem [...]
adds 8d019cda851 Fix ac1d23ed7de01fb3 interaction with gold plugin
adds 28c5d97beec [ARM,MVE] Add intrinsics and isel for MVE integer VMLA.
adds 928776de923 [ARM,MVE] Add intrinsics for the VQDMLAH family.
adds c5b81466c2b Reland D75470 [SVE] Auto-generate builtins and header for svld1.
adds f4e495a18e8 [InstCombine][X86] simplifyX86varShift - convert variable i [...]
adds 0db7244295b [SCCP] Precommit some additional tests for integer ranges.
adds a0a3a9c5a83 [DebugInfo] Fix multi-byte entry values in call site values
adds 940ba1465b2 Fix possible assertion when using PBQP with debug info
adds 4788ca450fe [AArch64][SVE] Change pointer type of nontemporal load/stor [...]
adds 9bdcd9bf443 [llvm][SVE] Addressing mode for FF/NF loads.
adds b09cce07c7e [OPENMP50]Codegen for detach clause.
adds db31e2e1e6c [lldb/Target] Support more than 2 symbols in StackFrameRecognizer
adds a8901a03544 [mlir] NFC: Fix trivial typos in documents
adds 6739805e24c [ARM] Track epilogue instructions with FrameDestroy flag (NFC)
adds 4cf01ed75e3 [hip] Revise `GlobalDecl` constructors. NFC.
adds 2aaafaf5005 [NFC] Add missing REQUIRES clause to a test
adds 96b70809d95 [NFC][PowerPC] Add a new MIR file to test if-converter pass
adds d000655a8cd [Alignment][NFC] Deprecate getMaxAlignment
adds 73cea83a6f5 [IPRA][ARM] Spill extra registers at -Oz
adds 85334b030a6 [NFCI][SCEV] Avoid recursion in SCEVExpander::isHighCostExp [...]
adds f3e297d90fc Fix build with gcc 7.5 by adding a "redundant move"
adds 4d506da91c4 Fix `warning: extra â;â` (NFC)
adds 24c2e61362a [InstCombine][X86] Add additional demandedelts style test f [...]
adds 3481062bc68 [lldb] [testsuite] Enable forgotten -gsplit-dwarf for 2 testfiles
adds c21866476e1 [PowerPC][AIX] Implement by-val caller arguments in a singl [...]
adds ef64ba83119 [InstCombine] GEPOperator::accumulateConstantOffset does no [...]
adds dd12826808f [Syntax] Build template declaration nodes
adds 9f981e9adf9 Reland "[gn build] (manually) port 8b409eaba"
adds 06150e8356c [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds f57290ec57d [gn build] add rebase changes that should have been in 9f98 [...]
adds d1a7bfca743 [AMDGPU] Fix AMDGPUUnifyDivergentExitNodes
adds ea4597eef10 Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case durin [...]
adds 4ea1baf6a0e AMDGPU: Initial, crude support for indirect calls
adds fc2a5ef9c87 [NFC][PowerPC] Update test
adds 642a424bc49 [gn build] remove a workaround that is no longer needed
adds 04a309dd0be [libc] Adding memcpy implementation for x86_64
adds 881f5b5a7b2 Revert "[Syntax] Build template declaration nodes"
adds e13d153c1b5 [ARM,MVE] Add intrinsics for the VQDMLAD family.
adds e6a74803d4e [VPlan] Use underlying value for printing, if available.
adds 0d896278c81 Support repeated machine outlining
adds 1cc09dcefcc Add missing module map entry.
adds 1e4ee0bfc52 [Dominators] Fixup comments in GenericDominatorTreeConstruc [...]
adds dc5f9826396 [GlobalISel] Port some basic undef combines from DAGCombiner.cpp
adds 9c6458ecf8c [InstSimplify] Add bitreverse/bswap vector tests
adds 746bd860c9c Replace get*Alignment() methods with get*Align() equivalents.
adds e009fad342c [PowerPC] Remove UB from PPCInstrInfo when handling rotates [...]
adds f8e8f0a6038 [TSan] Support pointer authentication in setjmp/longjmp int [...]
adds 6f79f80e6e4 [HIP] Fix duplicate clang -cc1 options on MSVC toolchain
adds 1010c44b4c0 [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 2f8894a5b8b [OPENMP50]Add support for extended device clause in target [...]
adds ebec984e14a [AliasAnalysis] Misc fixes for checking aliasing with scala [...]
adds 4e8830830ee [libc] Add a missing deps to the linux syscalls target.
adds e225e770f7e [TableGen][GlobalISel] Rework RegisterBankEmitter for easie [...]
adds e9f22fd4293 [TableGen][GlobalISel] Account for HwMode in RegisterBank r [...]
adds 4be504a97f9 [mlir] Add support for detecting single use callables in th [...]
adds b40ee7ff1b1 [lldb/MemoryHistoryAsan] Fix address resolution for recorde [...]
adds 1e431322099 [mlir][LLVM] Add masked reads and writes.
adds 6bdb0efa42b [InstSimplify] Regenerate OR tests
adds 47ce1406c8e [InstSimplify] Add missing vector OR test to show lack of D [...]
adds 9d40292a642 [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 64a5e57a61b [mlir] Disable notifyMatchFailure in NDEBUG
adds 498b53890d8 [SelectionDAGBuilder][FPEnv] Take into account SelectionDAG [...]
adds 22c66c1a28c [JumpThreading] add a miscompile test based on discussion i [...]
adds c682a605eb4 [Fuchsia] Include llvm-gsymutil tool in the Fuchsia toolchain
adds e24e95fe900 Remove CompositeType class.
adds 49bdfd888d3 [InstSimplify] Add missing vector masked add tests to show [...]
adds 30ccc2e8d24 [libc++] Add missing visibility annotation for __base
adds faba1d034a0 [LangRef] add explanatory text for select poison semantics [...]
adds acaf1442226 [LangRef] fix formatting tick; NFC
adds 00c1cd19349 [VPlan] Record underlying value for VPValues created by add [...]
adds 9bb5685b216 [clang-tidy] misc-unconventional-assign-operator suggest to [...]
adds ae7bda5dac7 [mlir][Linalg] Remove initial value for conditions.
adds fd2c15e6024 [VPlan] Do not print mapping for Value2VPValue.
adds 85bd4369610 [Host] Remove some code that's not needed anymore.
adds 7b5d4669daa [MLIR] Allow global with an external linkage to include ini [...]
adds 99336bf95ab [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds f3c857fae29 [OPENMP50]Add basic codegen support for ancestor device modifier.
adds f951b0f82df [lit] Add builtin support for flaky tests in lit
adds 14970669dde [lldb/Test] Add unittest for FileSpec::operator bool()
adds 5ffb30fd6c7 [lldb/PlatformDarwin] Expose current toolchain and CL tools [...]
adds 1365ab4b63b [clang-tidy] RenamerClangTidy now correctly renames `using [...]
adds 47622efc6f0 [clang/test] Add test for DIFlagAllCallsDescribed under -gg [...]
adds f18233dad46 Fix -fsanitize=array-bound to treat T[0] union members as f [...]
adds d8061456bcc [LangRef] fix typo in select poison explanation; NFC
adds c69a4d6bef0 [SelectionDAG] When splitting gathers/scatters in type lega [...]
adds 3b35f9d8b51 [mlir][spirv] Use memref memory space for storage class
adds 67e8690e53c [mlir][spirv] Let SPIRVConversionTarget consider type availability
adds 58df5e6d9ad [mlir][spirv] Plumbing target environment into type converter
adds f741b8eabed [mlir][spirv] Move type checks from dialect class to type h [...]
adds 9efb4b40232 [mlir][spirv] Make SPIRVTypeConverter target environment aware
adds ffd4583c6ae [mlir][spirv] Change standard op patterns to consider type [...]
adds 73431a492ba [mlir][spirv] Consolidate std.constant to spv.constant conversions
adds 62201763c54 Fix crash in check-mlir due to 08ab8c9af4dd27cb306b449edc9a [...]
adds f0ca0a25388 [AppleObjCRuntimeV2] Rewrite GetClassDescriptor, reducing i [...]
adds b72e13c242d [MLIR] Deduplicate dialect registration by ClassID
adds cd1212deffb [mlir] Introduced CallOp Dialect Conversion
adds aacf022cd57 [PowerPC] add IR level isFMAFasterThanFMulAndFAdd - NFC And [...]
adds 52b2bae777f [lldb/testsuite] Skip TestEmptyStdModule.py if using a remo [...]
adds c182be211a4 [lldb/testsuite] Tweak TestBreakpointLocations.py to pass f [...]
adds 127b9d9d774 [lldb/testsuite] Apply @skipIfDarwinEmbedded to part of Tes [...]
adds 71db787c458 [lldb/testsuite] Rewrite TestThreadLocal.py
adds acd641c19d6 [lldb/testsuite] Slightly rework TestHiddenIvars.py
adds 59918d3793a [lldb/testsuite] Make TestObjCIvarStripped.py working with [...]
adds 79a7ed92a9b CFGDiff: Simplify/common the begin/end implementations to u [...]
adds 2ea5495759f [InstCombine][SVE] Fix InstCombiner::visitAllocaInst for sc [...]
adds b58f6bb1207 Add a test for UsedDeclVisitor
adds f528df8e269 Revert "Add a test for UsedDeclVisitor"
adds 3f85134d710 [PowerPC] implement target hook isProfitableToHoist
adds 2c1ba63edee [mlir] Change missed usage PatternMatchResult to LogicalResult
adds e778db6d721 recommit b58f6bb1207521cdf6a856004525d7bffa5f2153
adds 5d881dd8a8b Update so debugserver can be built on macos again with xcodebuild.
adds 4b0f1e12c24 [AST] Add a flag indicating if any subexpression had errors
adds bc18624b403 [mlir] vector.type_cast: disallow memrefs with layout in verifier
adds d8fcdcdf68c [Reassociate] add testcases for more than 1 pairs - NFC
adds 8a36594a7ec [SCCP] Use constant ranges for binary operators.
adds 981f0802b37 [SVE] Generate overloaded functions for ACLE intrinsics.
adds bb7d2b17802 [LLD][ELF] - Disambiguate "=fillexp" with a primary express [...]
adds 733b3199487 [VP,Integer,#1] Vector-predicated integer intrinsics
adds 1d5560c3632 [gn build] Port 733b3199487
adds 6e0aaafbc78 [MLIR][NFC] fix RankedTensorType doc comment
adds 5c296df0c0a [ValueTypes] Add EVT::isFixedLengthVector
adds 4a7f2032a35 Revert "CFGDiff: Simplify/common the begin/end implementati [...]
adds e26e9ba288c [obj2yaml] - Stop dumping an empty sh_info field for SHT_RE [...]
adds 5ce38fcbac9 [ValueTypes] Add support for scalable EVTs
adds 939ca455e72 [lldb] Fix string summary of an empty NSPathStore2
adds d259e31a172 [InstSimplify] Add missing vector MUL tests to show lack of [...]
adds 7ce7f789630 [InstSimplify] Add missing vector ADD+SUB tests to show lac [...]
adds 62ab15ffa3f [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...]
adds 7bf23563f4d Revert "[ARM] Setting missing isLaneQ attribute on Neon Int [...]
adds dade859b588 [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...]
adds d42711625af [ARM] Creating 'call_mangled' for Neon intrinsics definitions
adds f56550cf7f1 [ARM] Enabling range checks on Neon intrinsics' lane arguments
adds d4ad386ee19 [ARM] Fixing range checks for Neon's vqdmulhq_lane and vqrd [...]
adds 718d94187db Revert "[lldb] Fix string summary of an empty NSPathStore2"
adds ff77397fcf6 [mlir] Added llvm.resume and personality functions in LLVM [...]
adds 0b458d4dcad [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds b1c8a378f78 [llvm-dwp] Start error messages with a lowercase letter.
adds 4a58996dd2d [SCCP] Use constant ranges for PHI nodes.
adds 0ea4fb5bb77 [AArch64][SVE] Rename intrinsics for gather prefetch [NFC]
adds dcbcec4822f [clang-format] Handle C# generic type constraints
adds d9b96210094 Reland D73534: [DebugInfo] Enable the debug entry values fe [...]
adds e6f6c551213 [Support] Improve Windows widenPath and add support for lon [...]
adds fb11455038a [InstCombine][X86] Tests for variable but in-range vector-b [...]
adds 4d8a7202770 [NFC] Simplify test
adds accf06feb1d Test commit.
adds 9c69cc109bc [obj2yaml] - SHT_REL*, SHT_DYNAMIC sections: add tests to d [...]
adds 44361782e2c [lldb] fix typo in comment for lldbtest.py
adds 55b92dcb35a [clangd] Fix elog message when preamble build fails.
adds cf1f8f9bec2 [OPENMP][DOCS]Update list of constructs and status, NFC.
adds a02b38698b4 [obj2yaml] - SHT_DYNAMIC and SHT_REL* sections: stop dumpin [...]
adds fecce903db2 [obj2yaml][test] - Update test after output change.
adds 5d67fb3eccc [AST][NFCi] Make CXXBasePaths::Origin const
adds 06c810b1559 [PowerPC][AIX] Simplify the check prefixes in the ByVal lit [...]
adds 6cff2e9f788 [Analyzer] Bugfix for CheckerRegistry
adds 0dd0b1017c8 [Parser] Avoid spurious 'missing template' error in presenc [...]
adds d0fb6879c37 [NFC][ARM] Add two tests
adds e154cbb124a [lldb/testsuite] XFail TestBuiltinTrap.py not only on linux
adds ecc6c426977 [lldb/testsuite] Fix TestInlineStepping on arm64 with newer [...]
adds 8758d02074b [lldb/testsuite] Skip part of TestProcessCrashInfo.py on Da [...]
adds 99a0cbb4232 [lldb/Test] Remove debug print in supports_hw_breakpoints.
adds d4d62fcab66 [MLIR] Add test for multiple gpu.all_reduce in the same ker [...]
adds 433897da4ab [InstCombine][X86] simplifyX86immShift - convert variable i [...]
adds 27ef7c6bf08 [NFC][ARM] Fix for buildbots
adds 76a5451a524 [lldb/testsuite] un-XFail TestInlineStepping.py on linux an [...]
adds 5e6e545cbab [test] Re-enable accidentally disabled X86 tests
adds c13aa36bb7d [X86] Attempt to more accurately model the cost of a bool r [...]
adds 88bf9b3d26f [Syntax] Build template declaration nodes
adds 5ade17e0ca8 [libc++] Use builtin type traits whenever possible
adds 50f19853536 [lldb][NFC] Delete the original UserExpression before tryin [...]
adds 74494d9992b [libc++] Don't use __is_fundamental in C++03 mode
adds 7b2442584e4 Reland [lldb] Fix string summary of an empty NSPathStore2
adds 56da41393df [SDAG] reduce code duplication in getNegatedExpression(); NFCI
adds cd34c0570b5 [ORC] Bail out early if a replacement MaterializationUnit i [...]
adds a7b8393ffea [ORC] Don't waste time building empty replacement Materiali [...]
adds eb918d8daf1 [ORC] Use finer-grained and session locking in MachOPlatfor [...]
adds ad2da631bf3 [ORC] Fix indentation in debugging output.
adds 54aec178dac [ORC] Don't use a platform mutex for LLJIT's GenericLLVMIRP [...]
adds 018dde4ce57 [AArch64][SVE] Add support for DestructiveBinaryImm Destruc [...]
adds 9e2207a00bd [libc++] fix non-builtin is_void implementation
adds a11e5b32dfb [InstCombine][X86] simplifyX86immShift - handle variable ou [...]
adds c31ee83abb0 Add Builder::get{I32,I64}TensorAttr.
adds 90308a4da16 [debugserver] Implement hardware breakpoints for ARM64
adds a983562b234 Precommit test for clang::CallGraph declared functions.
adds c2586cab89f [InstCombine][X86] Tests for variable but in-range vector-b [...]
adds 0cc2d237516 [Matrix] Hoist load/store generation logic, add helpers for [...]
adds 430c9a80c17 [Hexagon] Enable linux #defines
adds 30bb113beb3 [AMDGPU][NFC] Refactor emitEntryFunctionPrologue
adds db099f994b5 [AMDGPU][NFC] Refactor some uses of unsigned to Register
adds 60b1967c393 [AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descript [...]
adds 0e9368cc8ca [AMDGPU] Move frame pointer from s34 to s33
adds b20ab412bf8 Teach TreeTransform to substitute into resolved TemplateArguments.
adds e23d7865269 [JumpThreading] Fix infinite loop (PR44611)
adds 796fb2e4749 [Matrix] Move multiply-add code generation into separate fu [...]
adds c985b244ee1 [MSan] Simulate OOM in mmap_interceptor()
adds 1db8b341a66 [Matrix] Fold single-use variable into assert
adds b4f02d89e5d [AST] Make Expr::setDependence protected and remove add/rem [...]
adds b89202e842a [clangd] Do not trigger go-to-def textual fallback inside s [...]
adds f87563661d6 [MC][ARM] add implicit immediate form for ldrsbt/ldrht/ldrsht
adds 95b6f62efb1 [InstSimplify] Add some vector shift tests to show lack of [...]
adds 8a8778f25f1 [CMake] Enable the use of -ffile-prefix-map
adds 98223f7931f [Fuchsia] Use -ffile-prefix-map
adds d6fc61b7e8b [profile] Record the profile size as a property of the VMO
adds 39253a50f0f [ORC] Re-apply 98f2bb44610, enable JITEventListeners in Orc [...]
adds 6bc775a1fc1 [MLIR] Interfaces need to used add_mlir_library
adds c999084619a [GlobalISel] Port some basic shufflevector undef combines f [...]
adds 98ff6eb679c Cleanup the plumbing for DILineInfoSpecifier. [NFC]
adds 678da7b109f AMDGPU/GlobalISel: Remove leftover #if 0
adds a3f974f3c33 [WebAssembly] SIMD bitmask intrinsics and builtin functions
adds 6343526d640 Revert "Cleanup the plumbing for DILineInfoSpecifier. [NFC]"
adds 34db3c3a184 [WebAssembly] SIMD integer abs instructions
adds 08670d435bb [WebAssembly] Support swiftself and swifterror for WebAssem [...]
adds 09ac859c136 [ELF][test] Make tests less address sensitive and delete re [...]
adds 1c153774961 Recommit: CFGDiff: Simplify/common the begin/end implementa [...]
adds f7d4bd81443 [MLIR] Fix for out-of-tree builds from install area.
adds 4e6c778eca4 [XRay] Record the XRay data size as a property of the VMO
adds 011b785505b [ELF] Create readonly PT_LOAD in the presence of a SECTIONS [...]
adds 6ef1f3718f3 [sanitizer_coverage][Fuchsia] Set ZX_PROP_VMO_CONTENT_SIZE
adds 0ddd04391d2 [MLIR] Fix op folding to not run pre-replace when not const [...]
adds fc3752665f4 [RISCV] Passing small data limitation value to RISCV backend
adds 032251e34d1 [Coroutines] Fix PR45130
adds a035726e5aa Revert "Generate Callee Saved Register (CSR) related cfi di [...]
adds 728b878de68 [AMDGPU] Set the CostPerUse value for vgpr registers.
adds 2cbb8c946a6 [AMDGPU] Reuse register during frame index elimination
adds 3a8372ed02a [DSE] Support traversing MemoryPhis.
adds be86bc76f0c [Matrix] Generalize ColumnMatrixTy to MatrixTy (NFC).
adds e9630630ffa [Syntax] Split syntax tests
adds 5c10967157d [InstCombine] Don't replace musttail result based on known bits
adds 9cf920e64d1 [ARM] Extra MVE float loop tests. NFC
adds 03727687766 [InstCombine] Simplify calls with "returned" attribute
adds ebb04e9ca93 [NFC][RISCV] Test for 0.0 fp immediate
adds 3c24aee7ee8 [RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
adds b3499f572d3 [ARM] Change VDUP type to i32 for MVE
adds baa6f6a7828 Revert "[TableGen][GlobalISel] Account for HwMode in Regist [...]
adds 180581cfcf5 [clang] Add support for consteval constructors
adds 467c4902a10 [lldb] Enable now passing part of TestDataFormatterStdString.py
adds 63778bc653a [llvm-readobj][llvm-readelf][test] - Add a test to check ho [...]
adds 089cfe113da Improve step over performance
adds fd7300f717c [Syntax] Test both the default and windows target platforms [...]
adds 86b093d1a18 [llvm-readobj] Allow syms from all sections to match stack [...]
adds a09ff56b5b5 [Tests] Regenerate some test checks; NFC
adds c1efdbcbe0d [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 9967352a034 Revert "[Syntax] Test both the default and windows target p [...]
adds ce6c95aacae [InstCombine] Move test to instcombine; NFC
adds fcba7c3534f [OPENMP50]Initial support for scan directive.
adds 7f764fa18f6 [ValueTracking] Add some initial isKnownNonZero DemandedElt [...]
adds a4edea29be2 Fix `-Wunused-variable` warning. NFC.
adds ece6cf0fa56 [DSE,MSSA] Precommit additional tests for D73763.
adds 7a85e3585ec [ARM,CDE] Implement GPR CDE intrinsics
adds d22e6617125 [ARM,CDE] Implement CDE S and D-register intrinsics
adds 969034b8603 [ARM,CDE] Implement CDE unpredicated Q-register intrinsics
adds 6ae3eff8baa [ARM,CDE] Implement CDE vreinterpret intrinsics
adds 6e34e71869a [AMDGPU] Enable divergence driven ISel for ADD/SUB i64
adds f8352502a35 [scudo][standalone] Allow fallback to secondary if primary is full
adds 53d6b156bbb AMDGPU: Add more tests for fshr
adds a950e3beefd AMDGPU: Move towards deprecating alignbit intrinsic
adds d168b777803 [DAGCombiner] Fix non-determinism problem related to argume [...]
adds fc902cb6e2b [PowerPC][AIX][NFC] Add zero-sized by val params to cc test.
adds 94061df6e5f [analyzer] StdLibraryFunctionsChecker: Add argument constraints
adds eddede9d518 [Syntax] Test both the default and windows target platforms [...]
adds 45a9945b9ea [ARM,MVE] Add ACLE intrinsics for the vminv/vmaxv family.
adds 1adfa4c9916 [ARM,MVE] Add ACLE intrinsics for the vaddv/vaddlv family.
adds 34659de5fdd [InstCombine][X86] simplifyX86immShift - convert variable i [...]
adds ffcc076a2b2 [[Clang CallGraph]] CallGraph should still record calls to decls.
adds ce5173c0e17 Use FinishThunk to finish musttail thunks
adds 32fbea15485 [X86] Prevent (bitcast (broadcast_load)) combine from produ [...]
adds 56122fcd641 [PowerPC][AIX][NFC] Extend the test coverage of ByVal args.
adds edcfb47ff6d [DAGCombiner] Do not fold truncate(build_vector(..)) if it [...]
adds ededa65d559 [analyzer] StdLibraryFunctionsChecker: Add NotNull Arg Constraint
adds f59bb40e361 Attempt to fix failing build-bot with [-Werror,-Wcovered-sw [...]
adds 942afe0cb2a [mlir/quant] fix a small typo in the quant utility
adds 0b18b568e91 [lldb-vscode] Don't use SBLaunchInfo in request_attach
adds 3205d1a8603 [InstCombine] Handle known shl nsw sign bit in SimplifyDemanded
adds 5de4ba1770f Cleanup the plumbing for DILineInfoSpecifier. [NFC - Try 2]
adds 18e8f27ad87 Add missing module map entry
adds 462db62053f [mlir][AVX512] Start a primitive AVX512 dialect
adds 636665331bb PR45181: Fix another invalid DIExpression combination
adds fe5937cb33b [llc] Initialize TargetLoweringObjectFile for MIR input
adds 7899fe9da8d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds 06dea73307e [OPENMP50]Initial support for inclusive clause.
adds 7efbd851adf [libc++] Add a new FILE_DEPENDENCIES parser
adds 25294708f5e [libc] NFC - Move the round redirector from its own nested [...]
adds 4716ebb823e [ADT] CoalescingBitVector: Avoid initial heap allocation, NFC
adds a3fd1a1c744 [ADT] CoalescingBitVector: Add advanceToLowerBound iterator [...]
adds a2459433551 [LiveDebugValues] Speed up collectIDsForRegs, NFC
adds 7ec24448801 unittest: Work around build failure on MSVC builders
adds 9b95929a26e [OPENMP50]Do not allow several scan directives in the same [...]
adds 2b52e4e629e [InstCombine] Remove known bits constant folding
adds be4e9db5799 [mlir][Linalg] NFC: Clean up for 0-D abstraction.
adds 08a9147349e [mlir][LLVMIR] Fix fusion for rank-0 tensors
adds fe5599eac6a [llvm-ar] Use target triple to deduce archive kind for bitc [...]
adds 40fc80a0232 [mlir][AVX512] Hotfix - Fix CMake Doc generation dependence
adds 6385c2ab8ff [AppleObjCRuntimeV2] Force lazily allocated class names to [...]
adds 696ae6f7d8e [StopHook] Use wildcard matching. Pointed out by Jim Ingham.
adds 417d69595f0 [InstSimplify] Reorder checks to be more efficient; NFC
adds 079c6ddaf53 Correctly initialize the DW_AT_comp_dir attribute of Clang [...]
adds 97f490d87b2 Don't set the isOptimized flag in module skeleton DICompileUnits.
adds dc4259d5a38 [c++20] Further extend the set of comparisons broken by C++ [...]
adds e708471395b [mlir][NFC] Cleanup AffineOps directory structure
adds 576105c322b [lldb-vscode] stop read loop after termination
adds 2dec82652e4 Create basic SBEnvironment class
adds 1993f95f2b1 [ValueTracking][SVE] Fix getOffsetFromIndex for scalable vector.
adds fc8a009bf39 Clean up and simplify after collision of c48442c and 19fccc [...]
adds df4cc35efd0 [VE] Fix -Wunused-private-field after D72598 and -Wdeprecat [...]
adds 43580a5c5af Allow remapping Clang module skeleton CU references with -f [...]
adds f75f19c2374 [Clang][test] Add .i files for test discovery
adds 0a42c9bfe4e Enable CUDA offloading on aarch64 host
adds 479ee110615 [mlir] [VectorOps] Introduce vector.transpose
adds e22fe98d059 [libc++] Make the %run substitution closer to how .pass.cpp [...]
adds 6725c4836a5 Allow remapping the sysroot with -fdebug-prefix-map.
adds 556b917fffc [clang-tidy] Merge common code between llvmlibc-restrict-sy [...]
adds bde15de3cab Revert "Allow remapping the sysroot with -fdebug-prefix-map."
adds ceae47143b1 Allow remapping the sysroot with -fdebug-prefix-map.
adds 0feaf22c8a7 [libc++] Properly handle environment variables with '=' in them
adds 6aef702ab63 [mlir][AVX512] Hotfix - Add cmake dependence on MLIRSideEffects
adds aa1e0e01d89 [MLIR] Fix Xcode build due to incorrect library path
adds 0e916bf9f5e Driver: Improve performance of getSDKName()
adds 0a5fbf30937 Temporarily Revert "Create basic SBEnvironment class"
adds 4f5af9d70dc [ValueTracking] Fix usage of DataLayout::getTypeStoreSize()
adds 141e5890d81 [MLIR] Add an IfOp builder with results
adds 298527587c7 [libomptarget][nfc] Disable amdgcn rtl build. The cmake log [...]
adds 1ae737a7c6a [libc++] Temporarily disable an availability test that is broken
adds fc7233d7744 Temporarily Revert "[X86] Reland D71360 Clean up UseInitArr [...]
adds be10b7e43a3 Use values cached in ConstantExprs for expression evaluatio [...]
adds d35a454170d [CodeGen] Emit destructor calls to destruct non-trivial C s [...]
adds 09c8845adfd [lldb]/Tablegen] Use ElementType instead of DefaultValueUnsinged
adds ced7617c385 PR45267: Don't reject pure-specifiers with escaped newlines [...]
adds a299178ae77 [cmake] Fix -stripped for umbrella library install targets
adds a8c22ba4162 [lldb-vscode] Add missing launchCommands entry in the package.json
adds 4ec6ebabfc3 [lldb-vscode] Add inheritEnvironment option
adds 34c0759f846 Create basic SBEnvironment class
adds c85bf7cfa8b Revert "[lldb-vscode] Add inheritEnvironment option"
adds e292cdfb338 Revert "[lldb-vscode] Add missing launchCommands entry in t [...]
adds 7ece7c0faae Revert "Create basic SBEnvironment class"
adds 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
adds c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
adds 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
adds b6d9bfd180c [gn build] Port 0f4c70dd3ec
adds ff3aae69084 Fix Wdocumentation warning. NFCI.
adds a6787244010 Fix Wdocumentation warning. NFCI.
adds 770df904512 [clang-tidy] my work: fix sphinx docs
adds f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
adds d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
adds f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
adds d260a10d98d [clang] Fix crash during template sema checking
adds 49ccb32fd41 Update ConversionToLLVMDialect.md
adds f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
adds 73cf8abbe69 [ADT] Implement the Waymarking as an independent utility
adds 9ab0c9a6440 [gn build] Port 73cf8abbe69
adds 7a62ea3889b [ValueTracking] Short-circuit computeKnownBitsAddSub(); NFCI
adds 4ceade04284 [X86] Combine concat(shufps,shufps) -> shufps(concat,concat)
adds be41a98ac22 tsan: fix deadlock with pthread_atfork callbacks
adds 05880fc9ae7 [libc++] fix some non-modular tests
adds deb51033784 [libc++] Rework buildbot configuration for the greater good.
adds c0e1135fb08 [libc++] Fix URL to llvm github
adds 601d25cb736 [obj2yaml] - Simplify and reduce `ELFDumper<ELFT>::dumpSect [...]
adds 684ee2057f5 [clang/docs] Fix various sphinx warnings/errors in docs.
adds 7a3d994880c [X86][AVX] Add HADDPD test case for PR44694
adds 25eb9056d7f [X86] getTargetShuffleAndZeroables - add insert_subvector(u [...]
adds 2d712fb7558 [InstCombine] Add ctpop -> cttz combine tests (PR43513)
adds 920d90f9663 The generated code does not need to check for a null Decl; NFC.
adds 90c74435d36 [libc++] tolerate missing diagnostic with modules enabled
adds 34fd007aaf8 Revert "[ADT] Implement the Waymarking as an independent utility"
adds d779ee152ce [gn build] Port 34fd007aaf8
No new revisions were added by this update.
Summary of changes:
.git-blame-ignore-revs | 6 +
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 +
.../clang-tidy/bugprone/CMakeLists.txt | 1 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 +
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
.../SpecialMemberFunctionsCheck.cpp | 51 +-
.../SpecialMemberFunctionsCheck.h | 15 +-
.../clang-tidy/llvmlibc/CMakeLists.txt | 1 +
.../llvmlibc/RestrictSystemLibcHeadersCheck.cpp | 26 +-
.../llvmlibc/RestrictSystemLibcHeadersCheck.h | 6 +-
.../misc/UnconventionalAssignOperatorCheck.cpp | 5 +-
.../clang-tidy/modernize/LoopConvertCheck.cpp | 7 +-
.../portability/RestrictSystemIncludesCheck.cpp | 36 -
.../portability/RestrictSystemIncludesCheck.h | 43 +-
.../clang-tidy/utils/RenamerClangTidyCheck.cpp | 5 +
clang-tools-extra/clangd/FindTarget.cpp | 6 +
clang-tools-extra/clangd/FormattedString.cpp | 151 +-
clang-tools-extra/clangd/FormattedString.h | 2 +
clang-tools-extra/clangd/Preamble.cpp | 2 +-
clang-tools-extra/clangd/XRefs.cpp | 12 +
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
.../clangd/unittests/FormattedStringTests.cpp | 99 +-
clang-tools-extra/clangd/unittests/HoverTests.cpp | 2 +-
.../clangd/unittests/SelectionTests.cpp | 8 +
clang-tools-extra/clangd/unittests/XRefsTests.cpp | 21 +-
clang-tools-extra/docs/ReleaseNotes.rst | 18 +
.../bugprone-spuriously-wake-up-functions.rst | 29 +
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
.../cppcoreguidelines-special-member-functions.rst | 17 +-
clang-tools-extra/docs/clang-tidy/checks/list.rst | 5 +-
.../llvmlibc-restrict-system-libc-headers.rst | 15 +
.../checkers/Inputs/llvmlibc/system/math.h | 0
.../checkers/Inputs/llvmlibc/transitive.h | 1 -
.../bugprone-spuriously-wake-up-functions.c | 164 +
.../bugprone-spuriously-wake-up-functions.cpp | 191 +
...ons-allow-missing-move-when-copy-is-deleted.cpp | 49 +
...ibc-restrict-system-libc-headers-transitive.cpp | 8 -
.../llvmlibc-restrict-system-libc-headers.cpp | 6 +-
...isc-unconventional-assign-operator-precxx11.cpp | 6 +
.../checkers/readability-identifier-naming.cpp | 5 +
clang/CMakeLists.txt | 1 +
clang/cmake/caches/Fuchsia-stage2.cmake | 3 +-
clang/docs/ClangCommandLineReference.rst | 6 +-
clang/docs/HowToSetupToolingForLLVM.rst | 2 +-
clang/docs/InternalsManual.rst | 2 +-
clang/docs/LanguageExtensions.rst | 2 +-
clang/docs/OpenMPSupport.rst | 6 +-
clang/docs/analyzer/checkers.rst | 4 +-
clang/docs/analyzer/developer-docs/DebugChecks.rst | 2 +-
clang/include/clang-c/Index.h | 6 +-
clang/include/clang/AST/ASTDumperUtils.h | 2 +
clang/include/clang/AST/CXXInheritance.h | 6 +-
clang/include/clang/AST/ComputeDependence.h | 186 +
clang/include/clang/AST/DeclCXX.h | 22 +-
clang/include/clang/AST/DeclTemplate.h | 4 +
clang/include/clang/AST/DependenceFlags.h | 157 +
clang/include/clang/AST/DependencyFlags.h | 138 -
clang/include/clang/AST/Expr.h | 383 +-
clang/include/clang/AST/ExprCXX.h | 222 +-
clang/include/clang/AST/ExprObjC.h | 168 +-
clang/include/clang/AST/ExprOpenMP.h | 19 +-
clang/include/clang/AST/GlobalDecl.h | 22 +-
clang/include/clang/AST/NestedNameSpecifier.h | 2 +-
clang/include/clang/AST/OpenMPClause.h | 164 +-
clang/include/clang/AST/RecursiveASTVisitor.h | 16 +
clang/include/clang/AST/Stmt.h | 2 +-
clang/include/clang/AST/StmtOpenMP.h | 57 +
clang/include/clang/AST/TemplateBase.h | 5 +-
clang/include/clang/AST/TemplateName.h | 2 +-
clang/include/clang/AST/Type.h | 4 +-
clang/include/clang/Analysis/CallGraph.h | 5 +
clang/include/clang/Basic/Attr.td | 10 +-
clang/include/clang/Basic/AttrDocs.td | 39 +-
clang/include/clang/Basic/BuiltinsAArch64.def | 13 -
clang/include/clang/Basic/BuiltinsSVE.def | 20 +
clang/include/clang/Basic/BuiltinsWebAssembly.def | 8 +
clang/include/clang/Basic/CMakeLists.txt | 10 +-
clang/include/clang/Basic/CodeGenOptions.def | 4 +-
clang/include/clang/Basic/DiagnosticASTKinds.td | 3 +
clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 +
clang/include/clang/Basic/DiagnosticGroups.td | 2 +-
clang/include/clang/Basic/DiagnosticParseKinds.td | 16 -
clang/include/clang/Basic/DiagnosticSemaKinds.td | 88 +-
clang/include/clang/Basic/LangOptions.def | 1 +
clang/include/clang/Basic/OpenMPKinds.def | 18 +
clang/include/clang/Basic/OpenMPKinds.h | 7 +
clang/include/clang/Basic/StmtNodes.td | 1 +
clang/include/clang/Basic/TargetBuiltins.h | 49 +
clang/include/clang/Basic/arm_cde.td | 159 +-
clang/include/clang/Basic/arm_mve.td | 127 +-
clang/include/clang/Basic/arm_neon.td | 260 +-
clang/include/clang/Basic/arm_neon_incl.td | 16 +-
clang/include/clang/Basic/arm_sve.td | 125 +
clang/include/clang/Driver/CC1Options.td | 4 +-
clang/include/clang/Driver/Options.td | 5 +
clang/include/clang/Parse/Parser.h | 22 +-
clang/include/clang/Sema/Overload.h | 8 +
clang/include/clang/Sema/Sema.h | 23 +-
clang/include/clang/Serialization/ASTBitCodes.h | 1 +
.../clang/StaticAnalyzer/Checkers/Checkers.td | 7 +
.../StaticAnalyzer/Frontend/CheckerRegistry.h | 2 +-
clang/include/clang/Tooling/Syntax/Nodes.h | 169 +-
clang/include/clang/module.modulemap | 1 +
clang/lib/AST/ASTImporter.cpp | 5 +-
clang/lib/AST/CMakeLists.txt | 1 +
clang/lib/AST/ComputeDependence.cpp | 740 +
clang/lib/AST/DeclBase.cpp | 5 +-
clang/lib/AST/Expr.cpp | 378 +-
clang/lib/AST/ExprCXX.cpp | 221 +-
clang/lib/AST/ExprConcepts.cpp | 70 +-
clang/lib/AST/ExprConstant.cpp | 44 +-
clang/lib/AST/ExprObjC.cpp | 43 +-
clang/lib/AST/ItaniumMangle.cpp | 10 +-
clang/lib/AST/Mangle.cpp | 2 +-
clang/lib/AST/NestedNameSpecifier.cpp | 2 +-
clang/lib/AST/OpenMPClause.cpp | 41 +
clang/lib/AST/StmtOpenMP.cpp | 21 +
clang/lib/AST/StmtPrinter.cpp | 5 +
clang/lib/AST/StmtProfile.cpp | 12 +
clang/lib/AST/TemplateBase.cpp | 2 +-
clang/lib/AST/TemplateName.cpp | 2 +-
clang/lib/AST/TextNodeDumper.cpp | 5 +
clang/lib/Analysis/CallGraph.cpp | 6 +-
clang/lib/Basic/OpenMPKinds.cpp | 36 +-
clang/lib/Basic/TargetInfo.cpp | 14 +
clang/lib/Basic/Targets.cpp | 3 +
clang/lib/Basic/Targets/AArch64.cpp | 18 +-
clang/lib/Basic/Targets/AArch64.h | 15 +
clang/lib/CodeGen/BackendUtil.cpp | 17 +-
clang/lib/CodeGen/CGBuiltin.cpp | 161 +-
clang/lib/CodeGen/CGCall.cpp | 15 +-
clang/lib/CodeGen/CGCall.h | 33 +-
clang/lib/CodeGen/CGClass.cpp | 4 +-
clang/lib/CodeGen/CGCoroutine.cpp | 6 +-
clang/lib/CodeGen/CGDebugInfo.cpp | 21 +-
clang/lib/CodeGen/CGDecl.cpp | 4 +-
clang/lib/CodeGen/CGExpr.cpp | 12 +-
clang/lib/CodeGen/CGExprAgg.cpp | 21 +-
clang/lib/CodeGen/CGExprConstant.cpp | 4 +-
clang/lib/CodeGen/CGOpenMPRuntime.cpp | 66 +-
clang/lib/CodeGen/CGOpenMPRuntime.h | 33 +-
clang/lib/CodeGen/CGOpenMPRuntimeNVPTX.cpp | 4 +
clang/lib/CodeGen/CGStmt.cpp | 18 +-
clang/lib/CodeGen/CGStmtOpenMP.cpp | 7 +-
clang/lib/CodeGen/CGVTables.cpp | 8 +-
clang/lib/CodeGen/CodeGenFunction.h | 3 +
clang/lib/CodeGen/CodeGenModule.cpp | 26 +-
clang/lib/CodeGen/CodeGenModule.h | 7 +-
clang/lib/Driver/ToolChains/Clang.cpp | 40 +
clang/lib/Driver/ToolChains/Darwin.cpp | 4 +-
clang/lib/Driver/ToolChains/MSVC.cpp | 6 +-
clang/lib/Driver/ToolChains/PS4CPU.cpp | 8 +-
clang/lib/Format/FormatToken.h | 6 +
clang/lib/Format/TokenAnnotator.cpp | 31 +
clang/lib/Format/UnwrappedLineFormatter.cpp | 2 +
clang/lib/Format/UnwrappedLineParser.cpp | 24 +
clang/lib/Format/UnwrappedLineParser.h | 4 +
clang/lib/Frontend/CompilerInvocation.cpp | 7 +-
clang/lib/Frontend/FrontendOptions.cpp | 1 +
clang/lib/Parse/ParseDecl.cpp | 24 +-
clang/lib/Parse/ParseDeclCXX.cpp | 44 +-
clang/lib/Parse/ParseExpr.cpp | 24 +-
clang/lib/Parse/ParseExprCXX.cpp | 150 +-
clang/lib/Parse/ParseOpenMP.cpp | 74 +-
clang/lib/Parse/ParseStmtAsm.cpp | 20 +-
clang/lib/Parse/ParseTemplate.cpp | 49 +-
clang/lib/Parse/Parser.cpp | 26 +-
clang/lib/Sema/OpenCLBuiltins.td | 41 +
clang/lib/Sema/SemaChecking.cpp | 13 +-
clang/lib/Sema/SemaDecl.cpp | 38 +
clang/lib/Sema/SemaDeclAttr.cpp | 21 +-
clang/lib/Sema/SemaDeclCXX.cpp | 20 +-
clang/lib/Sema/SemaExceptionSpec.cpp | 9 +
clang/lib/Sema/SemaExpr.cpp | 133 +-
clang/lib/Sema/SemaExprCXX.cpp | 14 +-
clang/lib/Sema/SemaInit.cpp | 14 +-
clang/lib/Sema/SemaOpenMP.cpp | 264 +-
clang/lib/Sema/SemaOverload.cpp | 115 +-
clang/lib/Sema/SemaPseudoObject.cpp | 15 +-
clang/lib/Sema/SemaTemplate.cpp | 18 +-
clang/lib/Sema/TreeTransform.h | 175 +-
clang/lib/Sema/UsedDeclVisitor.h | 90 +
clang/lib/Serialization/ASTReader.cpp | 23 +
clang/lib/Serialization/ASTReaderStmt.cpp | 20 +-
clang/lib/Serialization/ASTWriter.cpp | 14 +
clang/lib/Serialization/ASTWriterDecl.cpp | 4 +
clang/lib/Serialization/ASTWriterStmt.cpp | 8 +
.../Checkers/StdLibraryFunctionsChecker.cpp | 403 +-
clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 1 +
clang/lib/Tooling/Syntax/BuildTree.cpp | 475 +-
clang/lib/Tooling/Syntax/Nodes.cpp | 129 +
clang/test/AST/ast-dump-openmp-task.c | 22 +-
clang/test/Analysis/analyzer-enabled-checkers.c | 1 +
clang/test/Analysis/debug-CallGraph.cpp | 21 +-
.../std-c-library-functions-arg-constraints.c | 87 +
clang/test/Analysis/std-c-library-functions.c | 39 +-
.../over.match.funcs/over.match.oper/p3-2a.cpp | 18 +-
.../over.match.funcs/over.match.oper/p9-2a.cpp | 20 +-
clang/test/CodeGen/aarch64-neon-2velem.c | 2268 +-
clang/test/CodeGen/aarch64-neon-fma.c | 161 +-
clang/test/CodeGen/aarch64-poly64.c | 18 +-
clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 +
.../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 +
.../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 +
.../acle_sve_ld1_shortform.c | 83 +
clang/test/CodeGen/aarch64-v8.2a-neon-intrinsics.c | 82 +-
clang/test/CodeGen/arm-cde-gpr.c | 146 +-
clang/test/CodeGen/arm-cde-reinterpret.c | 78 +
clang/test/CodeGen/arm-cde-vec.c | 104 +
clang/test/CodeGen/arm-cde-vfp.c | 145 +
clang/test/CodeGen/arm-mve-intrinsics/ternary.c | 645 +
clang/test/CodeGen/arm-mve-intrinsics/vaddv.c | 470 +
clang/test/CodeGen/arm-mve-intrinsics/vminvq.c | 832 +-
clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c | 677 +
clang/test/CodeGen/arm-neon-range-checks.c | 424 +
clang/test/CodeGen/arm-v8.2a-neon-intrinsics.c | 28 +-
clang/test/CodeGen/arm64_vdupq_n_f64.c | 4 +-
clang/test/CodeGen/arm_neon_intrinsics.c | 608 +-
clang/test/CodeGen/attr-loader-uninitialized.c | 25 +
clang/test/CodeGen/bounds-checking.c | 22 +-
clang/test/CodeGen/builtins-wasm.c | 42 +
clang/test/CodeGen/debug-info-extern-call.c | 2 +-
clang/test/CodeGen/debug-prefix-map.c | 2 +
clang/test/CodeGen/inline-asm-p-constraint.c | 6 +
clang/test/CodeGen/mdouble.c | 13 +
clang/test/CodeGen/riscv-sdata-module-flag.c | 48 +
clang/test/CodeGenCUDA/hip-pinned-shadow.cu | 27 -
clang/test/CodeGenCUDA/hip-pinned-shadow.hip | 27 +
.../test/CodeGenCXX/attr-loader-uninitialized.cpp | 30 +
.../CodeGenCXX/dbg-info-all-calls-described.cpp | 17 +-
clang/test/CodeGenCXX/ms-thunks-ehspec.cpp | 27 +
clang/test/CodeGenCXX/thunks-ehspec.cpp | 29 +
clang/test/CodeGenCXX/used-decl-visitor.cpp | 18 +
.../coro-return-voidtype-initlist.cpp | 81 +
clang/test/CodeGenObjC/arc.m | 11 +-
clang/test/CodeGenObjC/strong-in-c-struct.m | 79 +
clang/test/Driver/clang_f_opts.c | 8 -
clang/test/Driver/fmerge-constants.c | 6 +
clang/test/Driver/hip-autolink.hip | 4 +-
clang/test/Driver/hip-default-gpu-arch.hip | 2 +-
clang/test/Driver/hip-device-libs.hip | 6 +-
clang/test/Driver/hip-host-cpu-features.hip | 6 +-
clang/test/Driver/hip-no-device-libs.hip | 2 +-
clang/test/Driver/hip-options.hip | 5 +
clang/test/Driver/hip-output-file-name.hip | 2 +-
clang/test/Driver/hip-printf.hip | 2 +-
clang/test/Driver/hip-save-temps.hip | 8 +-
clang/test/Driver/hip-syntax-only.hip | 2 +-
clang/test/Driver/hip-toolchain-features.hip | 12 +-
clang/test/Driver/hip-toolchain-mllvm.hip | 2 +-
clang/test/Driver/hip-toolchain-opt.hip | 16 +-
clang/test/Driver/mdouble.c | 7 +
clang/test/Driver/memtag.c | 23 +
clang/test/Driver/ps4-runtime-flags.c | 5 +
clang/test/Driver/riscv-sdata-warning.c | 8 +
...pragma-attribute-supported-attributes-list.test | 1 +
clang/test/Modules/ExtDebugInfo.m | 7 +-
clang/test/Modules/debug-info-moduleimport.m | 27 +-
clang/test/OpenMP/nesting_of_regions.cpp | 374 +-
clang/test/OpenMP/scan_ast_print.cpp | 50 +
clang/test/OpenMP/scan_messages.cpp | 164 +
clang/test/OpenMP/target_ast_print.cpp | 18 +-
clang/test/OpenMP/target_data_device_messages.cpp | 5 +-
clang/test/OpenMP/target_device_codegen.cpp | 50 +
clang/test/OpenMP/target_device_messages.cpp | 14 +-
.../OpenMP/target_enter_data_device_messages.cpp | 5 +-
.../OpenMP/target_exit_data_device_messages.cpp | 5 +-
.../test/OpenMP/target_update_device_messages.cpp | 5 +-
clang/test/OpenMP/task_ast_print.cpp | 23 +-
clang/test/OpenMP/task_codegen.c | 12 +-
clang/test/OpenMP/task_messages.cpp | 47 +-
clang/test/PCH/debug-info-pch-path.c | 4 +-
clang/test/Parser/cxx-class.cpp | 4 +-
clang/test/Parser/cxx-template-decl.cpp | 6 +
clang/test/Preprocessor/hexagon-predefines.c | 12 +
clang/test/Sema/arm-cde-immediates.c | 135 +-
clang/test/Sema/attr-loader-uninitialized.c | 37 +
clang/test/Sema/attr-loader-uninitialized.cpp | 60 +
clang/test/Sema/builtins-memcpy-inline.c | 32 -
clang/test/Sema/builtins-memcpy-inline.cpp | 38 +
clang/test/Sema/sizeless-1.c | 16 +
clang/test/SemaCXX/constant-expression-cxx2a.cpp | 35 +
clang/test/SemaCXX/cxx2a-consteval.cpp | 144 +-
clang/test/SemaCXX/invalid-member-expr.cpp | 1 +
clang/test/SemaCXX/sizeless-1.cpp | 50 +
clang/test/SemaCXX/typo-correction.cpp | 5 +-
.../test/SemaTemplate/dependent-typos-recovery.cpp | 10 +
.../ms-lookup-template-base-classes.cpp | 1 +
clang/test/SemaTemplate/subst-into-subst.cpp | 34 +
clang/test/SemaTemplate/undeclared-template.cpp | 9 +
clang/test/lit.cfg.py | 2 +-
.../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +-
clang/tools/libclang/CIndex.cpp | 14 +
clang/tools/libclang/CXCursor.cpp | 3 +
clang/unittests/CodeGen/CodeGenExternalTest.cpp | 2 +-
clang/unittests/Format/FormatTestCSharp.cpp | 18 +-
.../StaticAnalyzer/RegisterCustomCheckersTest.cpp | 60 +
clang/unittests/Tooling/Syntax/TreeTest.cpp | 1392 +-
clang/utils/TableGen/ClangAttrEmitter.cpp | 6 +-
clang/utils/TableGen/MveEmitter.cpp | 45 +-
clang/utils/TableGen/NeonEmitter.cpp | 52 +-
clang/utils/TableGen/SveEmitter.cpp | 724 +-
clang/utils/TableGen/TableGen.cpp | 18 +
clang/utils/TableGen/TableGenBackends.h | 3 +
compiler-rt/lib/msan/msan_interceptors.cpp | 17 +-
.../lib/profile/InstrProfilingPlatformFuchsia.c | 5 +
.../sanitizer_coverage_fuchsia.cpp | 25 +-
.../sanitizer_platform_limits_netbsd.cpp | 41 +
.../tests/sanitizer_pthread_wrappers.h | 6 +-
compiler-rt/lib/scudo/standalone/combined.h | 21 +-
.../lib/scudo/standalone/tests/combined_test.cpp | 31 +-
compiler-rt/lib/tsan/rtl/tsan_platform_mac.cpp | 8 +
compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 9 +
compiler-rt/lib/xray/xray_utils.cpp | 4 +
compiler-rt/test/asan/TestCases/Posix/no-fd.cpp | 5 +-
compiler-rt/test/tsan/pthread_atfork_deadlock2.c | 49 +
debuginfo-tests/dexter/dex/dextIR/DextIR.py | 4 +
debuginfo-tests/llgdb-tests/apple-accel.cpp | 4 +-
libc/AOR_v20.02/Makefile | 90 +
libc/AOR_v20.02/README.md | 6 +
libc/AOR_v20.02/config.mk | 70 +
libc/AOR_v20.02/config.mk.dist | 68 +
libc/AOR_v20.02/math/Dir.mk | 111 +
libc/AOR_v20.02/math/cosf.c | 64 +
libc/AOR_v20.02/math/exp.c | 177 +
libc/AOR_v20.02/math/exp2.c | 144 +
libc/AOR_v20.02/math/exp2f.c | 81 +
libc/AOR_v20.02/math/exp2f_data.c | 79 +
libc/AOR_v20.02/math/exp_data.c | 1121 +
libc/AOR_v20.02/math/expf.c | 92 +
libc/AOR_v20.02/math/include/mathlib.h | 101 +
libc/AOR_v20.02/math/log.c | 163 +
libc/AOR_v20.02/math/log2.c | 142 +
libc/AOR_v20.02/math/log2_data.c | 210 +
libc/AOR_v20.02/math/log2f.c | 81 +
libc/AOR_v20.02/math/log2f_data.c | 34 +
libc/AOR_v20.02/math/log_data.c | 512 +
libc/AOR_v20.02/math/logf.c | 80 +
libc/AOR_v20.02/math/logf_data.c | 34 +
libc/AOR_v20.02/math/math_config.h | 420 +
libc/AOR_v20.02/math/math_err.c | 81 +
libc/AOR_v20.02/math/math_errf.c | 67 +
libc/AOR_v20.02/math/pow.c | 381 +
libc/AOR_v20.02/math/pow_log_data.c | 185 +
libc/AOR_v20.02/math/powf.c | 222 +
libc/AOR_v20.02/math/powf_log2_data.c | 35 +
libc/AOR_v20.02/math/s_cos.c | 7 +
libc/AOR_v20.02/math/s_cosf.c | 7 +
libc/AOR_v20.02/math/s_exp.c | 7 +
libc/AOR_v20.02/math/s_exp2f.c | 7 +
libc/AOR_v20.02/math/s_exp2f_1u.c | 7 +
libc/AOR_v20.02/math/s_expf.c | 7 +
libc/AOR_v20.02/math/s_expf_1u.c | 7 +
libc/AOR_v20.02/math/s_log.c | 7 +
libc/AOR_v20.02/math/s_logf.c | 7 +
libc/AOR_v20.02/math/s_pow.c | 7 +
libc/AOR_v20.02/math/s_powf.c | 7 +
libc/AOR_v20.02/math/s_sin.c | 7 +
libc/AOR_v20.02/math/s_sinf.c | 7 +
libc/AOR_v20.02/math/sincosf.c | 80 +
libc/AOR_v20.02/math/sincosf.h | 154 +
libc/AOR_v20.02/math/sincosf_data.c | 64 +
libc/AOR_v20.02/math/sinf.c | 68 +
libc/AOR_v20.02/math/test/mathbench.c | 772 +
libc/AOR_v20.02/math/test/mathtest.c | 1702 +
libc/AOR_v20.02/math/test/rtest/dotest.c | 2168 ++
libc/AOR_v20.02/math/test/rtest/intern.h | 92 +
libc/AOR_v20.02/math/test/rtest/main.c | 335 +
libc/AOR_v20.02/math/test/rtest/random.c | 100 +
libc/AOR_v20.02/math/test/rtest/random.h | 13 +
libc/AOR_v20.02/math/test/rtest/semi.c | 906 +
libc/AOR_v20.02/math/test/rtest/semi.h | 54 +
libc/AOR_v20.02/math/test/rtest/types.h | 26 +
libc/AOR_v20.02/math/test/rtest/wrappers.c | 262 +
libc/AOR_v20.02/math/test/rtest/wrappers.h | 115 +
libc/AOR_v20.02/math/test/runulp.sh | 295 +
.../math/test/testcases/directed/cosf.tst | 26 +
.../math/test/testcases/directed/exp.tst | 32 +
.../math/test/testcases/directed/exp2.tst | 31 +
.../math/test/testcases/directed/exp2f.tst | 26 +
.../math/test/testcases/directed/expf.tst | 24 +
.../math/test/testcases/directed/log.tst | 22 +
.../math/test/testcases/directed/log2.tst | 22 +
.../math/test/testcases/directed/log2f.tst | 28 +
.../math/test/testcases/directed/logf.tst | 70 +
.../math/test/testcases/directed/pow.tst | 1419 +
.../math/test/testcases/directed/powf.tst | 247 +
.../math/test/testcases/directed/sincosf.tst | 52 +
.../math/test/testcases/directed/sinf.tst | 29 +
.../math/test/testcases/random/double.tst | 11 +
.../math/test/testcases/random/float.tst | 16 +
libc/AOR_v20.02/math/test/traces/exp.txt | 16000 ++++++++++
libc/AOR_v20.02/math/test/traces/sincosf.txt | 31999 +++++++++++++++++++
libc/AOR_v20.02/math/test/ulp.c | 852 +
libc/AOR_v20.02/math/test/ulp.h | 363 +
libc/AOR_v20.02/math/tools/cos.sollya | 32 +
libc/AOR_v20.02/math/tools/exp.sollya | 36 +
libc/AOR_v20.02/math/tools/exp2.sollya | 49 +
libc/AOR_v20.02/math/tools/log.sollya | 36 +
libc/AOR_v20.02/math/tools/log2.sollya | 43 +
libc/AOR_v20.02/math/tools/log2_abs.sollya | 42 +
libc/AOR_v20.02/math/tools/log_abs.sollya | 36 +
libc/AOR_v20.02/math/tools/plot.py | 62 +
libc/AOR_v20.02/math/tools/remez.jl | 1335 +
libc/AOR_v20.02/math/tools/sin.sollya | 38 +
libc/AOR_v20.02/math/tools/v_exp.sollya | 31 +
libc/AOR_v20.02/math/tools/v_log.sollya | 35 +
libc/AOR_v20.02/math/tools/v_sin.sollya | 37 +
libc/AOR_v20.02/math/v_cos.c | 88 +
libc/AOR_v20.02/math/v_cosf.c | 77 +
libc/AOR_v20.02/math/v_exp.c | 95 +
libc/AOR_v20.02/math/v_exp.h | 15 +
libc/AOR_v20.02/math/v_exp2f.c | 79 +
libc/AOR_v20.02/math/v_exp2f_1u.c | 76 +
libc/AOR_v20.02/math/v_exp_data.c | 404 +
libc/AOR_v20.02/math/v_expf.c | 84 +
libc/AOR_v20.02/math/v_expf_1u.c | 81 +
libc/AOR_v20.02/math/v_log.c | 105 +
libc/AOR_v20.02/math/v_log.h | 19 +
libc/AOR_v20.02/math/v_log_data.c | 159 +
libc/AOR_v20.02/math/v_logf.c | 74 +
libc/AOR_v20.02/math/v_math.h | 642 +
libc/AOR_v20.02/math/v_pow.c | 28 +
libc/AOR_v20.02/math/v_powf.c | 236 +
libc/AOR_v20.02/math/v_sin.c | 87 +
libc/AOR_v20.02/math/v_sinf.c | 76 +
libc/AOR_v20.02/math/vn_cos.c | 13 +
libc/AOR_v20.02/math/vn_cosf.c | 13 +
libc/AOR_v20.02/math/vn_exp.c | 13 +
libc/AOR_v20.02/math/vn_exp2f.c | 13 +
libc/AOR_v20.02/math/vn_exp2f_1u.c | 12 +
libc/AOR_v20.02/math/vn_expf.c | 13 +
libc/AOR_v20.02/math/vn_expf_1u.c | 12 +
libc/AOR_v20.02/math/vn_log.c | 13 +
libc/AOR_v20.02/math/vn_logf.c | 13 +
libc/AOR_v20.02/math/vn_pow.c | 13 +
libc/AOR_v20.02/math/vn_powf.c | 13 +
libc/AOR_v20.02/math/vn_sin.c | 13 +
libc/AOR_v20.02/math/vn_sinf.c | 13 +
libc/AOR_v20.02/networking/Dir.mk | 77 +
libc/AOR_v20.02/networking/aarch64/chksum_simd.c | 147 +
libc/AOR_v20.02/networking/arm/chksum_simd.c | 150 +
libc/AOR_v20.02/networking/chksum.c | 82 +
libc/AOR_v20.02/networking/chksum_common.h | 133 +
libc/AOR_v20.02/networking/include/networking.h | 15 +
libc/AOR_v20.02/networking/test/chksum.c | 382 +
libc/AOR_v20.02/string/Dir.mk | 101 +
libc/AOR_v20.02/string/aarch64/check-arch.S | 11 +
libc/AOR_v20.02/string/aarch64/memchr-sve.S | 65 +
libc/AOR_v20.02/string/aarch64/memchr.S | 144 +
libc/AOR_v20.02/string/aarch64/memcmp-sve.S | 51 +
libc/AOR_v20.02/string/aarch64/memcmp.S | 134 +
libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S | 202 +
libc/AOR_v20.02/string/aarch64/memcpy.S | 240 +
libc/AOR_v20.02/string/aarch64/memset.S | 115 +
libc/AOR_v20.02/string/aarch64/stpcpy-sve.S | 11 +
libc/AOR_v20.02/string/aarch64/stpcpy.S | 11 +
libc/AOR_v20.02/string/aarch64/strchr-mte.S | 131 +
libc/AOR_v20.02/string/aarch64/strchr-sve.S | 72 +
libc/AOR_v20.02/string/aarch64/strchr.S | 132 +
libc/AOR_v20.02/string/aarch64/strchrnul-sve.S | 10 +
libc/AOR_v20.02/string/aarch64/strchrnul.S | 117 +
libc/AOR_v20.02/string/aarch64/strcmp-sve.S | 60 +
libc/AOR_v20.02/string/aarch64/strcmp.S | 171 +
libc/AOR_v20.02/string/aarch64/strcpy-sve.S | 72 +
libc/AOR_v20.02/string/aarch64/strcpy.S | 309 +
libc/AOR_v20.02/string/aarch64/strlen-mte.S | 186 +
libc/AOR_v20.02/string/aarch64/strlen-sve.S | 58 +
libc/AOR_v20.02/string/aarch64/strlen.S | 207 +
libc/AOR_v20.02/string/aarch64/strncmp-sve.S | 69 +
libc/AOR_v20.02/string/aarch64/strncmp.S | 262 +
libc/AOR_v20.02/string/aarch64/strnlen-sve.S | 75 +
libc/AOR_v20.02/string/aarch64/strnlen.S | 156 +
libc/AOR_v20.02/string/aarch64/strrchr-sve.S | 86 +
libc/AOR_v20.02/string/aarch64/strrchr.S | 148 +
libc/AOR_v20.02/string/arm/check-arch.S | 11 +
libc/AOR_v20.02/string/arm/memchr.S | 134 +
libc/AOR_v20.02/string/arm/memcpy.S | 588 +
libc/AOR_v20.02/string/arm/memset.S | 100 +
libc/AOR_v20.02/string/arm/strcmp-armv6m.S | 118 +
libc/AOR_v20.02/string/arm/strcmp.S | 477 +
libc/AOR_v20.02/string/arm/strcpy.c | 134 +
libc/AOR_v20.02/string/arm/strlen-armv6t2.S | 125 +
libc/AOR_v20.02/string/asmdefs.h | 32 +
libc/AOR_v20.02/string/include/stringlib.h | 58 +
libc/AOR_v20.02/string/test/memchr.c | 94 +
libc/AOR_v20.02/string/test/memcmp.c | 97 +
libc/AOR_v20.02/string/test/memcpy.c | 99 +
libc/AOR_v20.02/string/test/memmove.c | 145 +
libc/AOR_v20.02/string/test/memset.c | 112 +
libc/AOR_v20.02/string/test/stpcpy.c | 99 +
libc/AOR_v20.02/string/test/strchr.c | 99 +
libc/AOR_v20.02/string/test/strchrnul.c | 100 +
libc/AOR_v20.02/string/test/strcmp.c | 104 +
libc/AOR_v20.02/string/test/strcpy.c | 100 +
libc/AOR_v20.02/string/test/strlen.c | 92 +
libc/AOR_v20.02/string/test/strncmp.c | 104 +
libc/AOR_v20.02/string/test/strnlen.c | 94 +
libc/AOR_v20.02/string/test/strrchr.c | 98 +
libc/AOR_v20.02/string/x86_64/check-arch.S | 11 +
libc/CMakeLists.txt | 1 +
libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 180 +-
libc/cmake/modules/LLVMLibCRules.cmake | 81 +-
libc/cmake/modules/cpu_features/check_avx.cpp | 8 -
libc/cmake/modules/cpu_features/check_avx512f.cpp | 8 -
.../modules/cpu_features/check_cpu_features.cpp.in | 29 +
libc/cmake/modules/cpu_features/check_sse.cpp | 8 -
libc/cmake/modules/cpu_features/check_sse2.cpp | 8 -
libc/config/linux/CMakeLists.txt | 2 +
libc/config/linux/api.td | 19 +
libc/config/linux/signal.h.in | 4 +
libc/lib/CMakeLists.txt | 2 +
libc/spec/posix.td | 18 +-
libc/spec/stdc.td | 1 -
libc/src/math/CMakeLists.txt | 15 +-
libc/src/math/round.cpp | 21 +
libc/src/math/{round => }/round.h | 0
libc/src/math/round/CMakeLists.txt | 14 -
libc/src/math/round/round.cpp | 21 -
libc/src/math/{round => }/round_redirector.cpp | 0
libc/src/signal/linux/CMakeLists.txt | 33 +
libc/src/signal/linux/__restore.cpp | 20 +
libc/src/signal/linux/sigaction.cpp | 56 +
libc/src/signal/sigaction.h | 22 +
libc/src/string/CMakeLists.txt | 63 +-
libc/src/string/memcpy.cpp | 22 +
libc/src/string/memcpy.h | 21 +
libc/src/string/memcpy_arch_specific.h.def | 65 +
libc/src/string/memory_utils/CMakeLists.txt | 7 +-
libc/src/string/memory_utils/memcpy_utils.h | 100 +
libc/src/string/memory_utils/utils.h | 7 +-
libc/src/string/x86/CMakeLists.txt | 4 +
libc/src/string/x86/memcpy_arch_specific.h.inc | 35 +
libc/test/src/signal/CMakeLists.txt | 15 +
libc/test/src/signal/sigaction_test.cpp | 66 +
libc/test/src/string/CMakeLists.txt | 21 +
libc/test/src/string/memcpy_test.cpp | 53 +
libc/test/src/string/memory_utils/CMakeLists.txt | 7 +
.../src/string/memory_utils/memcpy_utils_test.cpp | 208 +
libc/test/src/string/memory_utils/utils_test.cpp | 8 +
libc/utils/buildbot/Dockerfile | 3 +
libc/utils/testutils/ExecuteFunctionUnix.cpp | 8 +-
libcxx/include/codecvt | 72 +-
libcxx/include/exception | 2 +
libcxx/include/filesystem | 1 +
libcxx/include/functional | 2 +-
libcxx/include/future | 1 +
libcxx/include/ios | 3 +-
libcxx/include/memory | 32 +-
libcxx/include/random | 5 +
libcxx/include/regex | 3 +-
libcxx/include/stdexcept | 7 +
libcxx/include/system_error | 1 +
libcxx/include/type_traits | 392 +-
libcxx/include/typeinfo | 1 +
.../fstreams/ifstream.cons/wchar_pointer.pass.cpp | 2 +
.../ifstream.members/open_wchar_pointer.pass.cpp | 2 +
.../libcxx/selftest/test.file_dependencies.sh.cpp | 12 +
.../charconv.to.chars/availability.fail.cpp | 3 +
.../array/array.creation/to_array.fail.cpp | 2 +-
.../std/containers/sequences/deque/types.pass.cpp | 2 +
.../std/containers/sequences/list/types.pass.cpp | 2 +
.../std/containers/sequences/vector/types.pass.cpp | 2 +
.../fstreams/filebuf.virtuals/seekoff.pass.cpp | 2 +
.../fstreams/filebuf.virtuals/underflow.pass.cpp | 1 +
.../fstreams/ifstream.assign/member_swap.pass.cpp | 2 +
.../fstreams/ifstream.assign/move_assign.pass.cpp | 1 +
.../ifstream.assign/nonmember_swap.pass.cpp | 2 +
.../fstreams/ifstream.cons/move.pass.cpp | 1 +
.../fstreams/ifstream.cons/path.pass.cpp | 1 +
.../fstreams/ifstream.cons/pointer.pass.cpp | 2 +
.../fstreams/ifstream.cons/string.pass.cpp | 2 +
.../fstreams/ifstream.members/close.pass.cpp | 2 +
.../fstreams/ifstream.members/open_path.pass.cpp | 1 +
.../ifstream.members/open_pointer.pass.cpp | 2 +
.../fstreams/ifstream.members/open_string.pass.cpp | 2 +
.../fstreams/ifstream.members/rdbuf.pass.cpp | 2 +
.../conversions.buffer/pbackfail.pass.cpp | 2 +
.../conversions.buffer/underflow.pass.cpp | 2 +
.../rand.dist.bern.bin/eval.pass.cpp | 141 +
.../std/utilities/meta/meta.rel/is_same.pass.cpp | 11 +
libcxx/test/support/msvc_stdlib_force_include.h | 16 +-
libcxx/utils/docker/debian9/buildbot/Dockerfile | 40 +
.../docker/debian9/buildbot/buildbot-auth.json | 4 +
.../docker/debian9/buildbot/docker-compose.yml | 19 +
.../debian9/buildbot/install-gcloud-agents.sh | 11 +
.../docker/debian9/buildbot/install-packages.sh | 35 +
.../utils/docker/debian9/buildbot/run_buildbot.sh | 111 +
libcxx/utils/docker/debian9/compilers.yml | 174 -
.../docker/debian9/compilers/clang.Dockerfile | 19 -
.../debian9/compilers/compiler-zoo.Dockerfile | 37 -
.../utils/docker/debian9/compilers/gcc.Dockerfile | 24 -
libcxx/utils/docker/debian9/docker-compose.yml | 14 -
.../docker/debian9/llvm-buildbot-worker.Dockerfile | 23 -
.../docker/debian9/llvm-builder-base.Dockerfile | 47 -
.../docker/debian9/scripts/build_gcc_version.sh | 108 -
.../docker/debian9/scripts/build_llvm_version.sh | 106 -
.../scripts/buildbot/docker_start_buildbots.sh | 8 -
.../debian9/scripts/buildbot/run_buildbot.sh | 110 -
.../debian9/scripts/install_clang_packages.sh | 81 -
libcxx/utils/libcxx/test/config.py | 13 +-
libcxx/utils/libcxx/test/format.py | 23 +-
libcxx/utils/run.py | 45 +-
lld/COFF/Config.h | 1 +
lld/COFF/Driver.cpp | 1 +
lld/COFF/Options.td | 2 +
lld/COFF/Writer.cpp | 47 +-
lld/Common/TargetOptionsCommandFlags.cpp | 25 +-
lld/ELF/ScriptParser.cpp | 15 +-
lld/test/COFF/arm-thumb-thunks-multipass.s | 4 +-
lld/test/COFF/arm-thumb-thunks.s | 6 +-
lld/test/COFF/arm64-delayimport.yaml | 2 +-
lld/test/COFF/arm64-import2.test | 4 +-
lld/test/COFF/arm64-relocs-imports.test | 4 +-
lld/test/COFF/arm64-thunks.s | 2 +-
lld/test/COFF/armnt-blx23t.test | 4 +-
lld/test/COFF/armnt-branch24t.test | 4 +-
lld/test/COFF/armnt-mov32t-exec.test | 4 +-
lld/test/COFF/armnt-movt32t.test | 4 +-
lld/test/COFF/armnt-rel32.yaml | 4 +-
lld/test/COFF/autoimport-arm-data.s | 2 +-
lld/test/COFF/autoimport-arm64-data.s | 2 +-
lld/test/COFF/autoimport-list-ptrs.s | 2 +-
lld/test/COFF/autoimport-refptr.s | 4 +-
lld/test/COFF/autoimport-x86.s | 4 +-
lld/test/COFF/base.test | 4 +-
lld/test/COFF/delayimports-armnt.yaml | 2 +-
lld/test/COFF/delayimports32.test | 2 +-
lld/test/COFF/dll.test | 6 +-
lld/test/COFF/export-arm64.yaml | 2 +-
lld/test/COFF/export.test | 16 +-
lld/test/COFF/export32.test | 16 +-
lld/test/COFF/imports-gnu-only.s | 2 +-
lld/test/COFF/imports-ordinal-only.s | 2 +-
lld/test/COFF/imports.test | 4 +-
lld/test/COFF/lto-comdat.ll | 12 +-
lld/test/COFF/lto-cpu-string.ll | 4 +-
lld/test/COFF/lto.ll | 12 +-
lld/test/COFF/no-idata.s | 2 +-
lld/test/COFF/options.test | 10 +
lld/test/COFF/pdata-arm64.yaml | 2 +-
lld/test/COFF/unwind.test | 2 +-
lld/test/ELF/aarch64-abs16.s | 2 +-
lld/test/ELF/aarch64-abs32.s | 2 +-
lld/test/ELF/aarch64-condb-reloc.s | 2 +-
lld/test/ELF/aarch64-copy.s | 4 +-
lld/test/ELF/aarch64-cortex-a53-843419-address.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-large.s | 14 +-
lld/test/ELF/aarch64-cortex-a53-843419-recognize.s | 6 +-
.../ELF/aarch64-cortex-a53-843419-thunk-align.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-tlsrelax.s | 2 +-
lld/test/ELF/aarch64-feature-bti.s | 12 +-
lld/test/ELF/aarch64-feature-btipac.s | 8 +-
lld/test/ELF/aarch64-feature-pac.s | 6 +-
lld/test/ELF/aarch64-ifunc-bti.s | 2 +-
lld/test/ELF/aarch64-plt.s | 4 +-
lld/test/ELF/aarch64-prel16.s | 2 +-
lld/test/ELF/aarch64-prel32.s | 2 +-
lld/test/ELF/aarch64-thunk-section-location.s | 2 +-
lld/test/ELF/aarch64-tstbr14-reloc.s | 2 +-
lld/test/ELF/allow-multiple-definition.s | 4 +-
lld/test/ELF/arm-bl-v6-inrange.s | 2 +-
lld/test/ELF/arm-bl-v6.s | 8 +-
lld/test/ELF/arm-blx.s | 2 +-
lld/test/ELF/arm-branch-rangethunk.s | 4 +-
lld/test/ELF/arm-branch-undef-weak-plt-thunk.s | 2 +-
lld/test/ELF/arm-branch.s | 2 +-
lld/test/ELF/arm-copy.s | 4 +-
lld/test/ELF/arm-exidx-add-missing.s | 2 +-
lld/test/ELF/arm-exidx-canunwind.s | 4 +-
lld/test/ELF/arm-exidx-dedup-and-sentinel.s | 2 +-
lld/test/ELF/arm-exidx-emit-relocs.s | 2 +-
lld/test/ELF/arm-exidx-gc.s | 4 +-
lld/test/ELF/arm-exidx-order.s | 8 +-
lld/test/ELF/arm-exidx-sentinel-orphan.s | 2 +-
lld/test/ELF/arm-exidx-shared.s | 2 +-
lld/test/ELF/arm-extreme-range-pi-thunk.s | 4 +-
lld/test/ELF/arm-force-pi-thunk.s | 4 +-
lld/test/ELF/arm-fpic-got.s | 2 +-
lld/test/ELF/arm-gnu-ifunc-plt.s | 2 +-
lld/test/ELF/arm-gnu-ifunc.s | 2 +-
lld/test/ELF/arm-got-relative.s | 2 +-
lld/test/ELF/arm-gotoff.s | 2 +-
lld/test/ELF/arm-icf-exidx.s | 2 +-
lld/test/ELF/arm-long-thunk-converge.s | 4 +-
lld/test/ELF/arm-mov-relocs.s | 4 +-
lld/test/ELF/arm-plt-reloc.s | 10 +-
lld/test/ELF/arm-sbrel32.s | 2 +-
lld/test/ELF/arm-target2.s | 8 +-
lld/test/ELF/arm-thumb-blx.s | 2 +-
lld/test/ELF/arm-thumb-branch-rangethunk.s | 2 +-
lld/test/ELF/arm-thumb-branch.s | 2 +-
lld/test/ELF/arm-thumb-condbranch-thunk.s | 14 +-
lld/test/ELF/arm-thumb-interwork-ifunc.s | 2 +-
lld/test/ELF/arm-thumb-interwork-notfunc.s | 3 +-
lld/test/ELF/arm-thumb-interwork-shared.s | 2 +-
lld/test/ELF/arm-thumb-interwork-thunk-v5.s | 4 +-
lld/test/ELF/arm-thumb-interwork-thunk.s | 12 +-
lld/test/ELF/arm-thumb-mix-range-thunk-os.s | 22 +-
lld/test/ELF/arm-thumb-narrow-branch-check.s | 2 +-
lld/test/ELF/arm-thumb-no-undefined-thunk.s | 2 +-
lld/test/ELF/arm-thumb-pc8-weak.s | 2 +-
lld/test/ELF/arm-thumb-plt-range-thunk-os.s | 8 +-
lld/test/ELF/arm-thumb-plt-reloc.s | 4 +-
lld/test/ELF/arm-thumb-range-thunk-os.s | 20 +-
lld/test/ELF/arm-thumb-thunk-empty-pass.s | 2 +-
lld/test/ELF/arm-thumb-thunk-v6m.s | 8 +-
lld/test/ELF/arm-thumb-undefined-weak-narrow.test | 2 +-
lld/test/ELF/arm-thumb-undefined-weak.s | 2 +-
lld/test/ELF/arm-thunk-edgecase.s | 4 +-
lld/test/ELF/arm-thunk-largesection.s | 10 +-
lld/test/ELF/arm-thunk-linkerscript-dotexpr.s | 6 +-
lld/test/ELF/arm-thunk-linkerscript-large.s | 12 +-
lld/test/ELF/arm-thunk-linkerscript-orphan.s | 2 +-
lld/test/ELF/arm-thunk-linkerscript-sort.s | 4 +-
lld/test/ELF/arm-thunk-linkerscript.s | 4 +-
lld/test/ELF/arm-thunk-multipass-plt.s | 4 +-
lld/test/ELF/arm-thunk-multipass.s | 6 +-
lld/test/ELF/arm-thunk-nosuitable.s | 2 +-
lld/test/ELF/arm-thunk-re-add.s | 6 +-
lld/test/ELF/arm-tls-gd-nonpreemptible.s | 2 +-
lld/test/ELF/arm-tls-gd32.s | 2 +-
lld/test/ELF/arm-tls-ie32.s | 2 +-
lld/test/ELF/arm-tls-ldm32.s | 4 +-
lld/test/ELF/arm-tls-le32.s | 2 +-
lld/test/ELF/arm-tls-norelax-ie-le.s | 2 +-
lld/test/ELF/arm-undefined-weak.s | 2 +-
lld/test/ELF/basic-ppc.s | 2 +-
lld/test/ELF/basic-ppc64.s | 2 +-
lld/test/ELF/bss-start-common.s | 2 +-
lld/test/ELF/build-id.s | 30 +-
lld/test/ELF/defsym.s | 4 +-
lld/test/ELF/edata-etext.s | 2 +-
lld/test/ELF/edata-no-bss.s | 2 +-
lld/test/ELF/eh-frame-hdr-abs-fde.s | 2 +-
lld/test/ELF/eh-frame-hdr-icf.s | 2 +-
lld/test/ELF/emit-relocs-gc.s | 4 +-
lld/test/ELF/exclude.s | 4 +-
lld/test/ELF/format-binary.test | 4 +-
lld/test/ELF/gc-sections-metadata-startstop.s | 2 +-
lld/test/ELF/gnu-hash-table.s | 6 +-
lld/test/ELF/gnu-ifunc-dyntags.s | 2 +-
lld/test/ELF/got32-i386.s | 2 +-
lld/test/ELF/got32x-i386.s | 2 +-
lld/test/ELF/i386-pc16.test | 2 +-
lld/test/ELF/i386-pc8.s | 2 +-
lld/test/ELF/i386-reloc-large-addend.s | 2 +-
lld/test/ELF/i386-reloc-range.s | 2 +-
lld/test/ELF/icf7.s | 2 +-
lld/test/ELF/init_fini_priority.s | 2 +-
lld/test/ELF/linkerscript/absolute-expr.test | 2 +-
lld/test/ELF/linkerscript/addr.test | 2 +-
lld/test/ELF/linkerscript/align-empty.test | 10 +-
lld/test/ELF/linkerscript/align1.test | 6 +-
lld/test/ELF/linkerscript/align2.test | 2 +-
lld/test/ELF/linkerscript/align3.test | 2 +-
.../arm-exidx-sentinel-and-assignment.s | 2 +-
lld/test/ELF/linkerscript/at-self-reference.s | 63 -
lld/test/ELF/linkerscript/at.s | 9 +-
lld/test/ELF/linkerscript/at2.test | 2 +-
lld/test/ELF/linkerscript/at4.s | 5 +-
lld/test/ELF/linkerscript/common-assign.s | 8 +-
lld/test/ELF/linkerscript/constructor.test | 2 +-
lld/test/ELF/linkerscript/data-commands1.test | 2 +-
lld/test/ELF/linkerscript/define.test | 2 +-
lld/test/ELF/linkerscript/discard-gnu-hash.s | 6 +-
lld/test/ELF/linkerscript/discard-linkorder.s | 2 +-
lld/test/ELF/linkerscript/discard-section.s | 2 +-
lld/test/ELF/linkerscript/double-bss.test | 6 +-
lld/test/ELF/linkerscript/eh-frame-emit-relocs.s | 2 +-
lld/test/ELF/linkerscript/eh-frame-hdr.s | 2 +-
lld/test/ELF/linkerscript/eh-frame-merge.s | 2 +-
lld/test/ELF/linkerscript/eh-frame.s | 2 +-
.../ELF/linkerscript/emit-reloc-section-names.s | 2 +-
.../ELF/linkerscript/emit-relocs-ehframe-discard.s | 2 +-
lld/test/ELF/linkerscript/empty-load.s | 2 +-
.../ELF/linkerscript/empty-sections-expressions.s | 4 +-
lld/test/ELF/linkerscript/extend-pt-load1.test | 6 +-
lld/test/ELF/linkerscript/extend-pt-load2.test | 9 +-
lld/test/ELF/linkerscript/extend-pt-load3.test | 7 +-
lld/test/ELF/linkerscript/input-order.s | 4 +-
lld/test/ELF/linkerscript/input-sec-dup.s | 2 +-
.../linkerscript/linker-script-in-search-path.s | 2 +-
lld/test/ELF/linkerscript/loadaddr.s | 2 +-
lld/test/ELF/linkerscript/locationcountererr2.s | 2 +-
lld/test/ELF/linkerscript/map-file2.test | 8 +-
lld/test/ELF/linkerscript/memory-include.test | 2 +-
lld/test/ELF/linkerscript/memory3.s | 4 +-
lld/test/ELF/linkerscript/merge-header-load.s | 5 +-
lld/test/ELF/linkerscript/merge-nonalloc.s | 2 +-
lld/test/ELF/linkerscript/merge-sections-syms.s | 34 +-
lld/test/ELF/linkerscript/merge-sections.s | 2 +-
.../ELF/linkerscript/multi-sections-constraint.s | 4 +-
lld/test/ELF/linkerscript/noload.s | 53 +-
lld/test/ELF/linkerscript/non-alloc.s | 6 +-
lld/test/ELF/linkerscript/numbers.s | 4 +-
lld/test/ELF/linkerscript/orphan-align.s | 2 +-
lld/test/ELF/linkerscript/orphan.s | 2 +-
lld/test/ELF/linkerscript/orphans.s | 4 +-
.../out-of-order-section-in-region.test | 2 +-
lld/test/ELF/linkerscript/out-of-order.s | 2 +-
.../ELF/linkerscript/output-section-include.test | 4 +-
lld/test/ELF/linkerscript/overlapping-sections.s | 14 +-
lld/test/ELF/linkerscript/overlay.test | 5 +-
lld/test/ELF/linkerscript/region-alias.s | 4 +-
lld/test/ELF/linkerscript/repsection-symbol.s | 8 +-
lld/test/ELF/linkerscript/repsection-va.s | 2 +-
lld/test/ELF/linkerscript/rosegment.test | 25 +-
lld/test/ELF/linkerscript/section-include.test | 4 +-
lld/test/ELF/linkerscript/sections-constraint.s | 4 +-
lld/test/ELF/linkerscript/sections-gc.s | 2 +-
lld/test/ELF/linkerscript/sections-keep.s | 22 +-
lld/test/ELF/linkerscript/sections-padding.s | 25 +-
lld/test/ELF/linkerscript/sections.s | 10 +-
lld/test/ELF/linkerscript/sizeofheaders.s | 4 +-
lld/test/ELF/linkerscript/sort-nested.s | 8 +-
lld/test/ELF/linkerscript/sort.s | 24 +-
lld/test/ELF/linkerscript/subalign.s | 6 +-
lld/test/ELF/linkerscript/symbol-conflict.s | 11 -
lld/test/ELF/linkerscript/symbol-only.test | 2 +-
lld/test/ELF/linkerscript/symbols-non-alloc.test | 2 +-
lld/test/ELF/linkerscript/synthetic-symbols1.test | 18 +-
lld/test/ELF/linkerscript/unused-synthetic.s | 2 +-
lld/test/ELF/linkerscript/unused-synthetic2.test | 2 +-
lld/test/ELF/linkerscript/va.s | 2 +-
lld/test/ELF/linkerscript/wildcards.s | 8 +-
lld/test/ELF/linkerscript/wildcards2.s | 2 +-
lld/test/ELF/lto/cpu-string.ll | 6 +-
lld/test/ELF/lto/lto-start.ll | 2 +-
lld/test/ELF/lto/obj-path.ll | 4 +-
lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +-
lld/test/ELF/lto/thinlto-obj-path.ll | 2 +-
lld/test/ELF/many-alloc-sections.s | 2 +-
lld/test/ELF/mips-32.s | 4 +-
lld/test/ELF/mips-64.s | 2 +-
lld/test/ELF/mips-got-relocs.s | 8 +-
lld/test/ELF/mips-got16-relocatable.s | 2 +-
lld/test/ELF/mips-gp-disp.s | 2 +-
lld/test/ELF/mips-gprel32-relocs.s | 2 +-
lld/test/ELF/mips-jalr.s | 4 +-
lld/test/ELF/mips-mgot.s | 2 +-
lld/test/ELF/mips-micro-cross-calls.s | 4 +-
lld/test/ELF/mips-micro-jal.s | 12 +-
lld/test/ELF/mips-micro-plt.s | 2 +-
lld/test/ELF/mips-micro-relocs.s | 4 +-
lld/test/ELF/mips-micro-thunks.s | 8 +-
lld/test/ELF/mips-micror6-relocs.s | 4 +-
lld/test/ELF/mips-npic-call-pic-script.s | 4 +-
lld/test/ELF/mips-pc-relocs.s | 2 +-
lld/test/ELF/mips-tls-64-pic-local-variable.s | 2 +-
lld/test/ELF/mips-tls-hilo.s | 2 +-
lld/test/ELF/non-alloc-link-order-gc.s | 2 +-
lld/test/ELF/ppc64-local-entry.s | 2 +-
.../ELF/ppc64-split-stack-adjust-size-success.s | 8 +-
lld/test/ELF/pr37735.s | 2 +-
lld/test/ELF/relocatable-empty-archive.s | 2 +-
lld/test/ELF/relocatable-sections.s | 2 +-
lld/test/ELF/relocatable-symbols.s | 2 +-
lld/test/ELF/relocatable.s | 8 +-
lld/test/ELF/relocation-copy-i686.s | 2 +-
lld/test/ELF/relocation-copy.s | 2 +-
lld/test/ELF/relocation-in-merge.s | 2 +-
lld/test/ELF/relro-omagic.s | 2 +-
lld/test/ELF/sectionstart-noallochdr.s | 2 +-
lld/test/ELF/sectionstart.s | 10 +-
lld/test/ELF/startstop-gccollect.s | 6 +-
lld/test/ELF/startstop.s | 2 +-
lld/test/ELF/strip-all.s | 8 +-
lld/test/ELF/synthetic-got.s | 8 +-
lld/test/ELF/wrap-no-real.s | 6 +-
lld/test/ELF/wrap.s | 6 +-
lld/test/ELF/x86-64-plt-high-addr.s | 2 +-
lld/test/ELF/x86-64-retpoline-znow-static-iplt.s | 2 +-
lld/test/mach-o/PIE.yaml | 6 +-
lld/test/mach-o/arm-interworking-movw.yaml | 2 +-
lld/test/mach-o/arm64-reloc-negDelta32-fixup.yaml | 4 +-
lld/test/mach-o/arm64-section-order.yaml | 4 +-
lld/test/mach-o/data-in-code-load-command.yaml | 16 +-
lld/test/mach-o/do-not-emit-unwind-fde-arm64.yaml | 4 +-
lld/test/mach-o/dylib-install-names.yaml | 8 +-
lld/test/mach-o/eh-frame-relocs-arm64.yaml | 4 +-
lld/test/mach-o/executable-exports.yaml | 2 +-
lld/test/mach-o/export-trie-order.yaml | 2 +-
lld/test/mach-o/function-starts-load-command.yaml | 10 +-
lld/test/mach-o/gcc_except_tab-got-arm64.yaml | 2 +-
lld/test/mach-o/got-order.yaml | 2 +-
lld/test/mach-o/hello-world-arm64.yaml | 2 +-
lld/test/mach-o/interposing-section.yaml | 4 +-
lld/test/mach-o/lazy-bind-x86_64.yaml | 6 +-
lld/test/mach-o/lc_segment_filesize.yaml | 2 +-
lld/test/mach-o/mach_header-cpusubtype.yaml | 6 +-
lld/test/mach-o/parse-data-in-code-armv7.yaml | 2 +-
lld/test/mach-o/rpath.yaml | 2 +-
lld/test/mach-o/run-tlv-pass-x86-64.yaml | 2 +-
lld/test/mach-o/sectattrs.yaml | 2 +-
lld/test/mach-o/seg-protection-arm64.yaml | 2 +-
lld/test/mach-o/seg-protection-x86_64.yaml | 2 +-
lld/test/mach-o/source-version.yaml | 2 +-
lld/test/mach-o/stack-size.yaml | 4 +-
lld/test/mach-o/unwind-info-simple-arm64.yaml | 2 +-
lld/test/mach-o/unwind-info-simple-x86_64.yaml | 2 +-
lld/test/mach-o/upward-dylib-load-command.yaml | 2 +-
lld/test/mach-o/use-dylib.yaml | 2 +-
.../mach-o/version-min-load-command-object.yaml | 6 +-
lld/test/mach-o/version-min-load-command.yaml | 12 +-
lldb/bindings/interface/SBAddress.i | 2 +-
lldb/include/lldb/Core/PropertiesBase.td | 6 +
lldb/include/lldb/DataFormatters/StringPrinter.h | 6 +
lldb/include/lldb/Target/StackFrame.h | 11 +-
lldb/include/lldb/Target/StackFrameRecognizer.h | 14 +-
lldb/packages/Python/lldbsuite/test/decorators.py | 2 +-
lldb/packages/Python/lldbsuite/test/lldbtest.py | 2 +-
lldb/packages/Python/lldbsuite/test/lldbutil.py | 2 +-
lldb/source/Commands/CommandObjectExpression.cpp | 45 +-
lldb/source/Commands/CommandObjectExpression.h | 5 +-
lldb/source/Commands/CommandObjectFrame.cpp | 41 +-
lldb/source/Commands/Options.td | 3 +-
lldb/source/DataFormatters/StringPrinter.cpp | 22 +-
lldb/source/Expression/UserExpression.cpp | 4 +
lldb/source/Host/CMakeLists.txt | 2 +-
lldb/source/Host/freebsd/Host.cpp | 4 +-
lldb/source/Host/macosx/objcxx/Host.mm | 37 -
lldb/source/Host/netbsd/Host.cpp | 268 -
lldb/source/Host/netbsd/HostNetBSD.cpp | 268 +
.../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 2 +-
.../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 2 +
lldb/source/Plugins/Language/ObjC/NSString.cpp | 7 +
.../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 85 +-
.../MemoryHistory/asan/MemoryHistoryASan.cpp | 7 +-
.../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 274 +-
.../Plugins/Platform/MacOSX/PlatformDarwin.h | 35 +-
.../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 92 +-
.../Plugins/Process/FreeBSD/FreeBSDThread.cpp | 5 +-
.../Plugins/Process/Utility/HistoryThread.cpp | 5 +-
.../source/Plugins/Process/Utility/HistoryThread.h | 3 +-
.../Plugins/Process/Utility/HistoryUnwind.cpp | 11 +-
.../source/Plugins/Process/Utility/HistoryUnwind.h | 6 +-
.../Process/gdb-remote/GDBRemoteCommunication.cpp | 55 +-
.../Process/gdb-remote/GDBRemoteCommunication.h | 3 +
.../GDBRemoteCommunicationReplayServer.cpp | 12 +-
.../SymbolFile/DWARF/DWARFASTParserClang.cpp | 28 +-
.../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 2 +-
.../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 2 +-
.../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 384 +-
lldb/source/Target/AssertFrameRecognizer.cpp | 24 +-
lldb/source/Target/Platform.cpp | 6 +
lldb/source/Target/StackFrame.cpp | 1 +
lldb/source/Target/StackFrameRecognizer.cpp | 51 +-
lldb/source/Target/TargetProperties.td | 6 +-
lldb/source/Target/ThreadPlanStepOverRange.cpp | 4 +
.../empty-module/TestEmptyStdModule.py | 1 +
.../frame/recognizer/TestFrameRecognizer.py | 62 +-
lldb/test/API/commands/frame/recognizer/main.m | 5 +-
.../API/commands/statistics/basic/TestStats.py | 8 +-
.../breakpoint/breakpoint_locations/main.c | 4 +-
.../TestHWBreakMultiThread.py | 10 +-
.../TestRequireHWBreakpoints.py | 1 -
.../nsstring/TestDataFormatterNSString.py | 6 +-
.../data-formatter-objc/nsstring/main.m | 2 +
.../libstdcpp/string/TestDataFormatterStdString.py | 3 +-
.../inline-stepping/TestInlineStepping.py | 3 -
.../functionalities/inline-stepping/calling.cpp | 4 +-
.../basic_entry_values_x86_64/Makefile | 2 +-
.../process_crash_info/TestProcessCrashInfo.py | 2 +
.../reproducers/attach/TestReproducerAttach.py | 1 -
.../functionalities/unwind/zeroth_frame/Makefile | 3 +
.../unwind/zeroth_frame/TestZerothFrame.py | 96 +
.../API/functionalities/unwind/zeroth_frame/main.c | 8 +
.../cpp/template-function/TestTemplateFunctions.py | 40 +-
lldb/test/API/lang/cpp/template-function/main.cpp | 62 +-
.../API/lang/cpp/thread_local/TestThreadLocal.py | 51 +-
lldb/test/API/lang/cpp/thread_local/main.cpp | 8 +-
lldb/test/API/lang/objc/hidden-ivars/Makefile | 20 +
.../API/lang/objc/hidden-ivars/TestHiddenIvars.py | 18 +-
.../objc/modules-non-objc-target}/Makefile | 0
.../TestObjCModulesNonObjCTarget.py | 26 +
.../API/lang/objc/modules-non-objc-target/main.c | 3 +
.../test/API/lang/objc/objc-ivar-stripped/Makefile | 7 +-
.../test/API/linux/builtin_trap/TestBuiltinTrap.py | 2 +-
.../tools/lldb-vscode/launch/TestVSCode_launch.py | 26 +
.../test/Shell/ExecControl/StopHook/stop-hook.test | 4 +-
.../Shell/SymbolFile/DWARF/debug-types-basic.test | 2 +-
.../SymbolFile/DWARF/debug-types-expressions.test | 8 +-
.../Shell/SymbolFile/DWARF/dwo-type-in-main-file.s | 180 +
.../debugserver.xcodeproj/project.pbxproj | 322 +-
.../resources/lldb-debugserver-Info.plist | 5 -
.../source/MacOSX/arm64/DNBArchImplARM64.cpp | 132 +
.../source/MacOSX/arm64/DNBArchImplARM64.h | 15 +-
lldb/tools/lldb-vscode/lldb-vscode.cpp | 5 +-
lldb/unittests/Platform/PlatformDarwinTest.cpp | 81 +
lldb/unittests/Target/StackFrameRecognizerTest.cpp | 3 +-
lldb/unittests/Utility/FileSpecTest.cpp | 6 +
lldb/utils/TableGen/LLDBPropertyDefEmitter.cpp | 15 +-
lldb/utils/lldb-dotest/lldb-dotest.in | 2 +-
llvm/CMakeLists.txt | 3 +-
llvm/cmake/modules/HandleLLVMOptions.cmake | 22 +-
llvm/cmake/modules/LLVMExternalProjectUtils.cmake | 1 +
llvm/docs/AMDGPUUsage.rst | 220 +-
llvm/docs/CMake.rst | 8 +
llvm/docs/CompileCudaWithLLVM.rst | 21 +-
llvm/docs/GettingStarted.rst | 5 +-
llvm/docs/LangRef.rst | 702 +-
llvm/docs/LoopTerminology.rst | 224 +-
llvm/docs/Passes.rst | 8 +-
llvm/docs/ReleaseNotes.rst | 4 +-
llvm/docs/loop-terminology-guarded-loop.png | Bin 0 -> 72585 bytes
llvm/docs/loop-terminology-initial-loop.png | Bin 0 -> 41638 bytes
llvm/docs/loop-terminology-rotated-loop.png | Bin 0 -> 61457 bytes
llvm/examples/OrcV2Examples/CMakeLists.txt | 3 +-
.../CMakeLists.txt | 16 +
.../LLJITWithGDBRegistrationListener.cpp | 109 +
.../LLJITWithLazyReexports.cpp | 2 +-
llvm/examples/ThinLtoJIT/ThinLtoJIT.cpp | 2 +-
llvm/examples/ThinLtoJIT/ThinLtoModuleIndex.cpp | 2 +-
llvm/include/llvm-c/DebugInfo.h | 2 +-
llvm/include/llvm/ADT/CoalescingBitVector.h | 85 +-
llvm/include/llvm/Analysis/MemoryLocation.h | 10 +
.../llvm/Analysis/ScalarEvolutionExpander.h | 16 +-
llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 19 +-
llvm/include/llvm/Analysis/TargetTransformInfo.h | 31 +-
.../llvm/Analysis/TargetTransformInfoImpl.h | 30 +-
llvm/include/llvm/Analysis/ValueLattice.h | 3 +-
llvm/include/llvm/Analysis/ValueTracking.h | 25 +
llvm/include/llvm/BinaryFormat/COFF.h | 6 +
llvm/include/llvm/CodeGen/BasicTTIImpl.h | 39 +-
llvm/include/llvm/CodeGen/CommandFlags.h | 149 +
llvm/include/llvm/CodeGen/CommandFlags.inc | 496 -
llvm/include/llvm/CodeGen/DIE.h | 19 +-
.../llvm/CodeGen/GlobalISel/CombinerHelper.h | 20 +
.../GlobalISel/LegalizationArtifactCombiner.h | 65 +-
.../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 +
.../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 +
llvm/include/llvm/CodeGen/MachineBasicBlock.h | 43 +
llvm/include/llvm/CodeGen/MachineFrameInfo.h | 8 +-
llvm/include/llvm/CodeGen/MachineFunction.h | 59 +
llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 13 +-
llvm/include/llvm/CodeGen/Passes.h | 7 +
.../Hexagon => include/llvm/CodeGen}/RDFGraph.h | 0
.../Hexagon => include/llvm/CodeGen}/RDFLiveness.h | 0
.../llvm/CodeGen}/RDFRegisters.h | 0
llvm/include/llvm/CodeGen/SelectionDAG.h | 2 +-
llvm/include/llvm/CodeGen/StackProtector.h | 2 +-
llvm/include/llvm/CodeGen/TargetFrameLowering.h | 13 +-
.../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 +
llvm/include/llvm/CodeGen/ValueTypes.h | 47 +-
llvm/include/llvm/DebugInfo/DIContext.h | 8 +-
llvm/include/llvm/DebugInfo/Symbolize/DIPrinter.h | 8 +-
.../llvm/DebugInfo/Symbolize/SymbolizableModule.h | 5 +-
llvm/include/llvm/DebugInfo/Symbolize/Symbolize.h | 2 +
.../llvm/ExecutionEngine/Orc/MachOPlatform.h | 5 +-
.../ExecutionEngine/Orc/RTDyldObjectLinkingLayer.h | 19 +-
llvm/include/llvm/ExecutionEngine/RuntimeDyld.h | 27 +-
llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 1 +
llvm/include/llvm/IR/CFGDiff.h | 76 +-
llvm/include/llvm/IR/Constants.h | 2 +-
llvm/include/llvm/IR/DerivedTypes.h | 35 +-
llvm/include/llvm/IR/Instructions.h | 15 +-
llvm/include/llvm/IR/IntrinsicInst.h | 42 +
llvm/include/llvm/IR/Intrinsics.td | 77 +
llvm/include/llvm/IR/IntrinsicsAArch64.td | 62 +-
llvm/include/llvm/IR/IntrinsicsARM.td | 118 +-
llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 4 +
llvm/include/llvm/IR/KnowledgeRetention.h | 10 +
llvm/include/llvm/IR/VPIntrinsics.def | 84 +
llvm/include/llvm/InitializePasses.h | 1 +
llvm/include/llvm/MC/MCAsmBackend.h | 8 +-
llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 +
.../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 -
llvm/include/llvm/Object/ELFObjectFile.h | 50 +-
llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +-
llvm/include/llvm/Support/Alignment.h | 25 +-
.../llvm/Support/GenericDomTreeConstruction.h | 40 +-
llvm/include/llvm/Support/Path.h | 4 -
llvm/include/llvm/Support/TypeSize.h | 5 +-
llvm/include/llvm/Support/Windows/WindowsSupport.h | 6 +
llvm/include/llvm/Target/GlobalISel/Combine.td | 52 +-
.../include/llvm/Target/TargetLoweringObjectFile.h | 10 +
llvm/include/llvm/Target/TargetMachine.h | 3 +
llvm/include/llvm/Target/TargetOptions.h | 16 +-
llvm/include/llvm/module.modulemap | 4 +-
llvm/lib/Analysis/InstructionSimplify.cpp | 17 +-
llvm/lib/Analysis/MemoryBuiltins.cpp | 4 +
llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 48 +-
llvm/lib/Analysis/StackSafetyAnalysis.cpp | 52 +-
llvm/lib/Analysis/TargetTransformInfo.cpp | 11 +-
llvm/lib/Analysis/ValueTracking.cpp | 218 +-
llvm/lib/CodeGen/Analysis.cpp | 37 +-
llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 77 +-
llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 39 +-
llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 +
llvm/lib/CodeGen/BBSectionsPrepare.cpp | 315 +
llvm/lib/CodeGen/CFIInstrInserter.cpp | 76 +-
llvm/lib/CodeGen/CMakeLists.txt | 5 +
llvm/lib/CodeGen/CalcSpillWeights.cpp | 9 +-
llvm/lib/CodeGen/CodeGen.cpp | 1 +
llvm/lib/CodeGen/CodeGenPrepare.cpp | 2 +-
llvm/lib/CodeGen/CommandFlags.cpp | 588 +
llvm/lib/CodeGen/ExpandMemCmp.cpp | 8 +-
llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 44 +
llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 99 +-
llvm/lib/CodeGen/LiveDebugValues.cpp | 87 +-
llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 +
llvm/lib/CodeGen/MIRParser/MILexer.h | 1 +
llvm/lib/CodeGen/MIRParser/MIParser.cpp | 29 +
llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 8 +
llvm/lib/CodeGen/MIRPrinter.cpp | 23 +-
llvm/lib/CodeGen/MachineBasicBlock.cpp | 69 +-
llvm/lib/CodeGen/MachineFrameInfo.cpp | 19 +-
llvm/lib/CodeGen/MachineFunction.cpp | 55 +
llvm/lib/CodeGen/MachineOutliner.cpp | 47 +-
llvm/lib/CodeGen/MachineRegisterInfo.cpp | 50 +-
llvm/lib/CodeGen/PrologEpilogInserter.cpp | 51 +-
llvm/lib/CodeGen/RDFGraph.cpp | 1837 ++
llvm/lib/CodeGen/RDFLiveness.cpp | 1118 +
llvm/lib/CodeGen/RDFRegisters.cpp | 380 +
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 51 +-
.../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 31 +-
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 3 +-
.../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 110 +-
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 139 +-
llvm/lib/CodeGen/StackProtector.cpp | 37 +-
llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 55 +-
llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 +
llvm/lib/CodeGen/TargetPassConfig.cpp | 3 +
llvm/lib/CodeGen/TargetRegisterInfo.cpp | 4 +-
llvm/lib/CodeGen/ValueTypes.cpp | 31 +-
llvm/lib/DWARFLinker/DWARFLinker.cpp | 21 +-
llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 6 +-
llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 14 +-
llvm/lib/DebugInfo/Symbolize/DIPrinter.cpp | 2 -
.../DebugInfo/Symbolize/SymbolizableObjectFile.cpp | 22 +-
.../DebugInfo/Symbolize/SymbolizableObjectFile.h | 4 +-
llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 8 +-
.../ExecutionEngine/Orc/CompileOnDemandLayer.cpp | 10 +-
llvm/lib/ExecutionEngine/Orc/Core.cpp | 15 +-
llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 73 +-
llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 18 +-
.../Orc/RTDyldObjectLinkingLayer.cpp | 70 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp | 48 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h | 8 +-
llvm/lib/FuzzMutate/Operations.cpp | 18 +-
llvm/lib/IR/ConstantFold.cpp | 3 +-
llvm/lib/IR/Constants.cpp | 11 +-
llvm/lib/IR/DebugInfoMetadata.cpp | 4 +-
llvm/lib/IR/Instructions.cpp | 65 +-
llvm/lib/IR/IntrinsicInst.cpp | 136 +
llvm/lib/IR/KnowledgeRetention.cpp | 10 +
llvm/lib/IR/Operator.cpp | 5 +
llvm/lib/IR/Type.cpp | 58 +-
llvm/lib/IR/Value.cpp | 7 +-
llvm/lib/IR/Verifier.cpp | 16 +-
llvm/lib/MC/CMakeLists.txt | 1 +
llvm/lib/MC/MCAssembler.cpp | 8 +-
llvm/lib/MC/MCObjectStreamer.cpp | 4 +-
llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 +
llvm/lib/ObjectYAML/ELFYAML.cpp | 34 +-
llvm/lib/Passes/PassRegistry.def | 1 +
llvm/lib/Support/Windows/Path.inc | 100 +-
llvm/lib/Support/Windows/Program.inc | 4 +-
llvm/lib/Support/raw_ostream.cpp | 2 +-
.../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 5 +
llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +-
llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 10 +
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 132 +-
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 126 +-
llvm/lib/Target/AArch64/AArch64StackTagging.cpp | 4 +-
llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 +
.../lib/Target/AArch64/AArch64TargetObjectFile.cpp | 1 -
llvm/lib/Target/AArch64/SVEInstrFormats.td | 123 +-
llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 5 +-
llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 20 +-
llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 18 +-
llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 28 +-
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 72 +-
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 2 -
.../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 41 +-
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 463 +-
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 86 +-
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 13 +-
.../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 17 +-
.../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 15 +-
.../Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp | 1 +
llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 17 +-
llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 365 +-
llvm/lib/Target/AMDGPU/SIFrameLowering.h | 35 +-
llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 138 +-
llvm/lib/Target/AMDGPU/SIInstructions.td | 31 +-
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 24 +-
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 95 +-
llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 137 +-
llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 -
llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 8 +-
llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 34 +-
llvm/lib/Target/AMDGPU/SOPInstructions.td | 4 +-
llvm/lib/Target/AMDGPU/VOP3Instructions.td | 16 +-
llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 11 +-
llvm/lib/Target/ARM/ARMFrameLowering.cpp | 341 +-
llvm/lib/Target/ARM/ARMFrameLowering.h | 9 +-
llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 106 +
llvm/lib/Target/ARM/ARMISelLowering.cpp | 155 +-
llvm/lib/Target/ARM/ARMISelLowering.h | 17 +-
llvm/lib/Target/ARM/ARMInstrCDE.td | 93 +
llvm/lib/Target/ARM/ARMInstrInfo.td | 3 +
llvm/lib/Target/ARM/ARMInstrMVE.td | 514 +-
llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +-
llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 +
llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 20 +
llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 25 +-
llvm/lib/Target/AVR/AVRISelLowering.cpp | 24 +-
llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp | 68 +-
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
llvm/lib/Target/Hexagon/CMakeLists.txt | 3 -
llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 8 +-
llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 10 +-
llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +-
llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +-
.../lib/Target/Hexagon/HexagonTargetObjectFile.cpp | 1 -
llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +-
llvm/lib/Target/Hexagon/RDFCopy.h | 6 +-
llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +-
llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +-
llvm/lib/Target/Hexagon/RDFGraph.cpp | 1835 --
llvm/lib/Target/Hexagon/RDFLiveness.cpp | 1118 -
llvm/lib/Target/Hexagon/RDFRegisters.cpp | 380 -
llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 4 +-
llvm/lib/Target/Lanai/LanaiTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 24 +
.../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 12 +
llvm/lib/Target/Mips/Mips.td | 2 +
llvm/lib/Target/Mips/MipsInstrFPU.td | 23 +
llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 6 +-
llvm/lib/Target/Mips/MipsSchedule.td | 2 +
llvm/lib/Target/Mips/MipsScheduleGeneric.td | 8 +-
llvm/lib/Target/Mips/MipsScheduleP5600.td | 4 +-
llvm/lib/Target/Mips/MipsSubtarget.h | 3 +
llvm/lib/Target/Mips/MipsTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/MipsTargetStreamer.h | 4 +
llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +-
llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp | 31 +-
llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 35 +-
llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 163 +-
llvm/lib/Target/PowerPC/PPCISelLowering.h | 8 +
llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +-
llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 2 +-
llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 2 +-
llvm/lib/Target/PowerPC/PPCTargetObjectFile.cpp | 1 -
llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 14 +-
llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 11 +
llvm/lib/Target/RISCV/RISCVISelLowering.h | 2 +
llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 8 +
llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 6 +
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp | 1 -
llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 11 +-
llvm/lib/Target/Sparc/SparcTargetObjectFile.cpp | 1 -
llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 30 +
llvm/lib/Target/SystemZ/SystemZISelLowering.h | 1 +
llvm/lib/Target/TargetLoweringObjectFile.cpp | 16 +
llvm/lib/Target/VE/CMakeLists.txt | 1 -
llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 -
llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 -
llvm/lib/Target/VE/LLVMBuild.txt | 5 +-
llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 +
llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +-
.../VEInstPrinter.cpp | 0
.../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0
llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +-
.../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +-
llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +-
llvm/lib/Target/VE/VEFrameLowering.cpp | 6 +-
llvm/lib/Target/VE/VEInstrInfo.cpp | 3 +-
llvm/lib/Target/VE/VEInstrInfo.h | 1 -
.../Target/WebAssembly/WebAssemblyAsmPrinter.cpp | 5 +-
.../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 6 +
.../WebAssembly/WebAssemblyFixFunctionBitcasts.cpp | 4 +
.../WebAssembly/WebAssemblyFrameLowering.cpp | 6 +-
.../Target/WebAssembly/WebAssemblyISelLowering.cpp | 52 +-
.../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 17 +
.../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 3 +-
.../WebAssembly/WebAssemblyMachineFunctionInfo.cpp | 29 +-
.../WebAssembly/WebAssemblyMachineFunctionInfo.h | 7 +-
llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 178 +-
llvm/lib/Target/X86/X86FastISel.cpp | 3 +-
llvm/lib/Target/X86/X86FrameLowering.cpp | 53 +-
llvm/lib/Target/X86/X86FrameLowering.h | 2 +-
llvm/lib/Target/X86/X86ISelLowering.cpp | 181 +-
llvm/lib/Target/X86/X86ISelLowering.h | 5 +-
llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 13 +-
llvm/lib/Target/X86/X86InstrAVX512.td | 30 +-
llvm/lib/Target/X86/X86TargetMachine.cpp | 15 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 26 +-
llvm/lib/Target/X86/X86TargetObjectFile.h | 24 +-
llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 21 +-
llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 9 +-
llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 5 +-
llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +-
llvm/lib/Transforms/IPO/GlobalOpt.cpp | 2 +-
llvm/lib/Transforms/IPO/StripSymbols.cpp | 8 +-
.../Transforms/InstCombine/InstCombineCalls.cpp | 205 +-
.../Transforms/InstCombine/InstCombineCasts.cpp | 6 +-
.../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +-
.../InstCombine/InstCombineSimplifyDemanded.cpp | 45 +-
.../InstCombine/InstructionCombining.cpp | 36 +-
.../lib/Transforms/Scalar/DeadStoreElimination.cpp | 163 +-
llvm/lib/Transforms/Scalar/JumpThreading.cpp | 12 +
.../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 284 +-
llvm/lib/Transforms/Scalar/SCCP.cpp | 329 +-
llvm/lib/Transforms/Utils/Local.cpp | 4 +-
llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 8 +-
llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp | 119 +-
llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +-
llvm/lib/Transforms/Vectorize/VPlan.cpp | 39 +-
llvm/lib/Transforms/Vectorize/VPlan.h | 22 +-
llvm/lib/Transforms/Vectorize/VPlanValue.h | 2 +
llvm/test/Analysis/CostModel/ARM/select.ll | 38 +-
llvm/test/Analysis/CostModel/X86/arith-fix.ll | 8 +-
llvm/test/Analysis/CostModel/X86/arith-overflow.ll | 8 +-
llvm/test/Analysis/CostModel/X86/reduce-and.ll | 28 +-
llvm/test/Analysis/CostModel/X86/reduce-or.ll | 28 +-
llvm/test/Analysis/CostModel/X86/trunc.ll | 4 +-
llvm/test/Analysis/MemorySSA/scalable-vec.ll | 25 +
llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll | 34 +
.../Analysis/ValueTracking/known-nonnull-at.ll | 2 +-
.../Analysis/ValueTracking/known-signbit-shift.ll | 49 -
.../Analysis/ValueTracking/knownnonzero-shift.ll | 6 +-
.../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 10 -
.../CodeGen/AArch64/GlobalISel/legalize-undef.mir | 4 +-
.../GlobalISel/prelegalizercombiner-undef.mir | 226 +
llvm/test/CodeGen/AArch64/arm64-elf-calls.ll | 2 +-
.../AArch64/arm64-patchpoint-webkit_jscc.ll | 2 +-
llvm/test/CodeGen/AArch64/arm64-simplest-elf.ll | 2 +-
llvm/test/CodeGen/AArch64/arm64_32.ll | 2 +-
llvm/test/CodeGen/AArch64/bcmp-inline-small.ll | 31 +-
llvm/test/CodeGen/AArch64/bitfield-insert-0.ll | 2 +-
llvm/test/CodeGen/AArch64/callbr-asm-obj-file.ll | 2 +-
.../CodeGen/AArch64/dag-combine-trunc-build-vec.ll | 48 +
llvm/test/CodeGen/AArch64/funnel-shift-rot.ll | 2 +-
llvm/test/CodeGen/AArch64/inlineasm-ldr-pseudo.ll | 2 +-
.../CodeGen/AArch64/machine-outliner-iterative.mir | 149 +
llvm/test/CodeGen/AArch64/simple-macho.ll | 2 +-
llvm/test/CodeGen/AArch64/stack-tagging.ll | 6 +
...e-intrinsics-gather-prefetches-scaled-offset.ll | 200 +
...nsics-gather-prefetches-vect-base-imm-offset.ll | 82 +
...ther-prefetches-vect-base-invalid-imm-offset.ll | 286 +
.../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 192 +
.../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 273 +
llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll | 42 +-
.../AArch64/sve-intrinsics-shifts-merging.ll | 340 +
llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll | 42 +-
...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 76 +-
...ed-non-temporal-ldst-addressing-mode-reg-reg.ll | 77 +-
...g-callee-save-size-after-livedebugvariables.mir | 2 +-
.../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 3 +-
.../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 3 +-
.../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 136 +
.../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 3 +-
.../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +-
.../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 4 +-
.../AMDGPU/GlobalISel/inst-select-ffloor.s32.mir | 2 +-
.../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 3 +-
.../AMDGPU/GlobalISel/inst-select-load-local.mir | 278 +-
.../AMDGPU/GlobalISel/inst-select-load-private.mir | 111 +-
.../AMDGPU/GlobalISel/inst-select-merge-values.mir | 24 +
.../AMDGPU/GlobalISel/inst-select-store-local.mir | 224 +-
.../GlobalISel/inst-select-store-private.mir | 383 +-
.../GlobalISel/inst-select-unmerge-values.mir | 29 +
.../GlobalISel/irtranslator-function-args.ll | 142 +
.../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 4 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 32 +-
.../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 9 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 9 +-
.../GlobalISel/legalize-extract-vector-elt.mir | 2 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 6 +-
.../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 6 +-
.../AMDGPU/GlobalISel/legalize-fcopysign.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 16 +-
.../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 995 +-
.../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1201 +
.../legalize-llvm.amdgcn.image.dim.a16.ll | 3281 ++
.../legalize-llvm.amdgcn.image.load.2d.d16.ll | 1272 +-
.../legalize-llvm.amdgcn.image.load.2d.ll | 613 +-
.../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 123 +
.../legalize-llvm.amdgcn.image.load.3d.ll | 101 +
.../legalize-llvm.amdgcn.image.store.2d.d16.ll | 30 +-
.../AMDGPU/GlobalISel/legalize-merge-values.mir | 1957 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 2 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 56 +
.../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 55 +
.../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 134 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 32 +-
.../llvm.amdgcn.image.gather4.a16.dim.ll | 1032 +
.../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 1064 +
.../GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll | 782 +
llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll | 2233 ++
.../regbankselect-amdgcn.image.load.1d.ll | 16 +-
.../regbankselect-amdgcn.image.sample.1d.ll | 22 +-
.../AMDGPU/GlobalISel/regbankselect-anyext.mir | 25 +-
.../AMDGPU/GlobalISel/regbankselect-sext.mir | 40 +-
.../AMDGPU/GlobalISel/regbankselect-zext.mir | 40 +-
llvm/test/CodeGen/AMDGPU/addrspacecast.ll | 4 +-
llvm/test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 20 +-
llvm/test/CodeGen/AMDGPU/amdhsa-trap-num-sgprs.ll | 4 +-
llvm/test/CodeGen/AMDGPU/array-ptr-calc-i32.ll | 4 +-
.../AMDGPU/atomic_optimizations_local_pointer.ll | 56 +-
llvm/test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll | 10 +-
llvm/test/CodeGen/AMDGPU/bypass-div.ll | 36 +-
llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 350 -
llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 74 +-
llvm/test/CodeGen/AMDGPU/call-constant.ll | 6 +-
llvm/test/CodeGen/AMDGPU/call-encoding.ll | 6 +-
.../CodeGen/AMDGPU/call-graph-register-usage.ll | 18 +-
.../CodeGen/AMDGPU/call-preserved-registers.ll | 45 +-
llvm/test/CodeGen/AMDGPU/call-waitcnt.ll | 37 +-
llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 94 +-
.../AMDGPU/callee-special-input-sgprs-fixed-abi.ll | 3 +-
.../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 44 +-
.../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 50 +-
llvm/test/CodeGen/AMDGPU/captured-frame-index.ll | 36 +-
llvm/test/CodeGen/AMDGPU/cc-update.ll | 422 +
llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 12 +-
llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 28 +-
llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 2 +-
.../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 64 +-
.../AMDGPU/cross-block-use-is-not-abi-copy.ll | 38 +-
llvm/test/CodeGen/AMDGPU/elf.ll | 2 +-
llvm/test/CodeGen/AMDGPU/elf.r600.ll | 2 +-
llvm/test/CodeGen/AMDGPU/extload-private.ll | 8 +-
.../AMDGPU/fast-unaligned-load-store.private.ll | 77 +-
llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 197 +-
.../test/CodeGen/AMDGPU/frame-index-elimination.ll | 73 +-
.../AMDGPU/frame-lowering-entry-all-sgpr-used.mir | 1 -
.../CodeGen/AMDGPU/frame-lowering-fp-adjusted.mir | 3 +-
llvm/test/CodeGen/AMDGPU/fshl.ll | 157 +-
llvm/test/CodeGen/AMDGPU/fshr.ll | 870 +-
llvm/test/CodeGen/AMDGPU/function-returns.ll | 202 +-
.../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 8 +-
.../AMDGPU/hsa-metadata-kernel-code-props.ll | 6 +-
llvm/test/CodeGen/AMDGPU/idot8s.ll | 2277 +-
llvm/test/CodeGen/AMDGPU/idot8u.ll | 2572 +-
.../CodeGen/AMDGPU/indirect-addressing-term.ll | 104 +-
llvm/test/CodeGen/AMDGPU/indirect-call.ll | 203 +
llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 48 +-
llvm/test/CodeGen/AMDGPU/ipra.ll | 2 +-
llvm/test/CodeGen/AMDGPU/large-alloca-compute.ll | 4 +-
llvm/test/CodeGen/AMDGPU/large-alloca-graphics.ll | 42 +-
.../AMDGPU/llvm.amdgcn.implicit.buffer.ptr.ll | 4 +-
llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 819 +-
llvm/test/CodeGen/AMDGPU/load-hi16.ll | 20 +-
llvm/test/CodeGen/AMDGPU/load-lo16.ll | 36 +-
llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 38 +-
llvm/test/CodeGen/AMDGPU/memory-legalizer-load.ll | 8 +-
llvm/test/CodeGen/AMDGPU/memory-legalizer-store.ll | 8 +-
llvm/test/CodeGen/AMDGPU/memory_clause.ll | 93 +-
llvm/test/CodeGen/AMDGPU/mesa3d.ll | 2 +-
llvm/test/CodeGen/AMDGPU/mir-print-dead-csr-fi.mir | 1 -
llvm/test/CodeGen/AMDGPU/misched-killflags.mir | 1 -
llvm/test/CodeGen/AMDGPU/mubuf-offset-private.ll | 38 +-
llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 34 +-
.../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 40 +
llvm/test/CodeGen/AMDGPU/nested-calls.ll | 10 +-
llvm/test/CodeGen/AMDGPU/nop-data.ll | 2 +-
.../AMDGPU/optimize-exec-masking-pre-ra.mir | 1 -
.../CodeGen/AMDGPU/partial-sgpr-to-vgpr-spills.ll | 341 +-
.../CodeGen/AMDGPU/pei-reg-scavenger-position.mir | 14 +-
.../CodeGen/AMDGPU/pei-scavenge-sgpr-carry-out.mir | 23 +-
.../test/CodeGen/AMDGPU/pei-scavenge-sgpr-gfx9.mir | 7 +-
llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr.mir | 3 -
.../CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir | 60 +
.../CodeGen/AMDGPU/private-access-no-objects.ll | 14 +-
llvm/test/CodeGen/AMDGPU/private-element-size.ll | 224 +-
.../rename-independent-subregs-mac-operands.mir | 2 -
llvm/test/CodeGen/AMDGPU/s_code_end.ll | 4 +-
...hed-assert-dead-def-subreg-use-other-subreg.mir | 1 -
...d-handleMoveUp-subreg-def-across-subreg-def.mir | 1 -
llvm/test/CodeGen/AMDGPU/scratch-buffer.ll | 14 +-
llvm/test/CodeGen/AMDGPU/scratch-simple.ll | 49 +-
llvm/test/CodeGen/AMDGPU/sdiv64.ll | 14 +-
.../CodeGen/AMDGPU/sext-divergence-driven-isel.ll | 91 +
.../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 25 +-
llvm/test/CodeGen/AMDGPU/shl_add_ptr.ll | 12 +-
llvm/test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll | 3 +-
llvm/test/CodeGen/AMDGPU/sibling-call.ll | 22 +-
.../test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll | 102 -
llvm/test/CodeGen/AMDGPU/spill-agpr.ll | 16 +-
llvm/test/CodeGen/AMDGPU/spill-before-exec.mir | 11 +-
.../CodeGen/AMDGPU/spill-csr-frame-ptr-reg-copy.ll | 6 +-
.../CodeGen/AMDGPU/spill-empty-live-interval.mir | 2 -
llvm/test/CodeGen/AMDGPU/spill-m0.ll | 4 +-
.../CodeGen/AMDGPU/spill-offset-calculation.ll | 45 +-
llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr.ll | 2 +-
llvm/test/CodeGen/AMDGPU/srem64.ll | 14 +-
.../stack-pointer-offset-relative-frameindex.ll | 21 +-
llvm/test/CodeGen/AMDGPU/stack-realign-kernel.ll | 36 +-
llvm/test/CodeGen/AMDGPU/stack-realign.ll | 58 +-
.../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 7 +-
llvm/test/CodeGen/AMDGPU/store-hi16.ll | 28 +-
.../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 1 -
llvm/test/CodeGen/AMDGPU/subvector-test.mir | 1 -
llvm/test/CodeGen/AMDGPU/udiv64.ll | 12 +-
llvm/test/CodeGen/AMDGPU/update-phi.ll | 2 -
llvm/test/CodeGen/AMDGPU/urem64.ll | 10 +-
.../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 6 +-
.../AMDGPU/virtregrewrite-undef-identity-copy.mir | 1 -
llvm/test/CodeGen/AMDGPU/wave32.ll | 6 +-
llvm/test/CodeGen/AMDGPU/wqm.ll | 4 +-
llvm/test/CodeGen/AMDGPU/wqm.mir | 35 +
llvm/test/CodeGen/AMDGPU/wwm-reserved.ll | 8 +-
.../CodeGen/ARM/Windows/chkstk-movw-movt-isel.ll | 2 +-
llvm/test/CodeGen/ARM/Windows/division-range.ll | 2 +-
llvm/test/CodeGen/ARM/indvar-cost.ll | 514 +
llvm/test/CodeGen/ARM/indvar-unroll-imm-cost.ll | 578 +
.../ARM/inlineasm-switch-mode-oneway-from-arm.ll | 2 +-
.../ARM/inlineasm-switch-mode-oneway-from-thumb.ll | 2 +-
.../CodeGen/ARM/ipra-extra-spills-exceptions.ll | 149 +
llvm/test/CodeGen/ARM/ipra-extra-spills.ll | 406 +
llvm/test/CodeGen/ARM/krait-cpu-div-attribute.ll | 4 +-
llvm/test/CodeGen/ARM/local-call.ll | 2 +-
llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 10 +-
llvm/test/CodeGen/ARM/thumb1-varalloc.ll | 2 +-
llvm/test/CodeGen/ARM/trap.ll | 12 +-
llvm/test/CodeGen/ARM/wrong-t2stmia-size-opt.ll | 2 +-
llvm/test/CodeGen/BPF/objdump_imm_hex.ll | 2 +-
llvm/test/CodeGen/Generic/csw-debug-assert.ll | 64 +
llvm/test/CodeGen/Hexagon/bug18008.ll | 2 +-
llvm/test/CodeGen/Hexagon/vect-regpairs.ll | 4 +-
.../MIR/AMDGPU/machine-function-info-no-ir.mir | 16 -
.../CodeGen/MIR/AMDGPU/machine-function-info.ll | 18 +-
.../mfi-parse-error-scratch-wave-offset-reg.mir | 12 -
.../AMDGPU/mfi-scratch-wave-offset-reg-class.mir | 13 -
.../MIR/AMDGPU/parse-order-reserved-regs.mir | 2 -
llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 4 +-
.../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 +
.../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +-
.../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 78 +-
.../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 3 +-
.../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 3 +-
.../Mips/GlobalISel/legalizer/zext_and_sext.mir | 3 +-
.../GlobalISel/llvm-ir/zextLoad_and_sextLoad.ll | 3 +-
.../Mips/GlobalISel/llvm-ir/zext_and_sext.ll | 3 +-
llvm/test/CodeGen/Mips/cconv/callee-saved-float.ll | 2 +-
.../CodeGen/Mips/compactbranches/no-beqzc-bnezc.ll | 4 +-
llvm/test/CodeGen/Mips/micromips-atomic1.ll | 2 +-
llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +-
.../CodeGen/Mips/tailcall/tailcall-wrong-isa.ll | 20 +-
.../test/CodeGen/Mips/unaligned-memops-mapping.mir | 2 +-
llvm/test/CodeGen/PowerPC/2016-04-28-setjmp.ll | 2 +-
llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 16 -
.../CodeGen/PowerPC/aix-cc-byval-limitation1.ll | 16 +
.../CodeGen/PowerPC/aix-cc-byval-limitation2.ll | 16 +
.../CodeGen/PowerPC/aix-cc-byval-limitation3.ll | 16 +
llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 221 +
llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll | 147 +
llvm/test/CodeGen/PowerPC/alignlongjumptest.mir | 4 +-
.../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 54 +
llvm/test/CodeGen/PowerPC/early-ret.mir | 63 +
llvm/test/CodeGen/PowerPC/float-vector-gather.ll | 2 +-
llvm/test/CodeGen/PowerPC/fma-precision.ll | 70 +-
llvm/test/CodeGen/PowerPC/ifcvt.mir | 53 +
.../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 6 +-
llvm/test/CodeGen/PowerPC/memcmp-mergeexpand.ll | 4 +-
llvm/test/CodeGen/PowerPC/recipest.ll | 9 +-
llvm/test/CodeGen/PowerPC/rotl-2.ll | 23 +-
llvm/test/CodeGen/RISCV/compress-float.ll | 6 +-
llvm/test/CodeGen/RISCV/compress-inline-asm.ll | 2 +-
llvm/test/CodeGen/RISCV/compress.ll | 4 +-
llvm/test/CodeGen/RISCV/double-arith.ll | 56 +-
llvm/test/CodeGen/RISCV/float-arith.ll | 88 +-
llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 8 +-
llvm/test/CodeGen/RISCV/fp-imm.ll | 116 +
llvm/test/CodeGen/RISCV/option-norvc.ll | 2 +-
llvm/test/CodeGen/RISCV/option-rvc.ll | 2 +-
llvm/test/CodeGen/SystemZ/rot-01.ll | 15 +-
llvm/test/CodeGen/SystemZ/rot-02.ll | 34 +-
llvm/test/CodeGen/SystemZ/rot-shift-64-sub-amt.ll | 53 +-
llvm/test/CodeGen/SystemZ/shift-01.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-02.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-03.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-04.ll | 126 +-
llvm/test/CodeGen/SystemZ/shift-05.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-06.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-07.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-08.ll | 85 +-
llvm/test/CodeGen/SystemZ/shift-09.ll | 31 +-
llvm/test/CodeGen/SystemZ/shift-10.ll | 50 +-
llvm/test/CodeGen/SystemZ/shift-11.ll | 49 +-
llvm/test/CodeGen/SystemZ/shift-12.ll | 81 +-
llvm/test/CodeGen/SystemZ/vec-move-23.ll | 131 +
llvm/test/CodeGen/Thumb/large-stack.ll | 4 +-
llvm/test/CodeGen/Thumb2/cde-gpr.ll | 189 +
llvm/test/CodeGen/Thumb2/cde-vec.ll | 114 +
llvm/test/CodeGen/Thumb2/cde-vfp.ll | 198 +
llvm/test/CodeGen/Thumb2/ifcvt-minsize.ll | 13 +-
llvm/test/CodeGen/Thumb2/mve-float16regloops.ll | 1491 +
llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 1418 +
llvm/test/CodeGen/Thumb2/mve-fmas.ll | 10 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/dup.ll | 8 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll | 607 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddq.ll | 8 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll | 416 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/vminvq.ll | 849 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vmulq.ll | 6 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll | 589 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/vsubq.ll | 8 +-
llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll | 14 +-
llvm/test/CodeGen/Thumb2/mve-vcmpfr.ll | 56 +-
llvm/test/CodeGen/Thumb2/mve-vdup.ll | 2 +-
llvm/test/CodeGen/Thumb2/mve-vldst4.ll | 2 +-
llvm/test/CodeGen/Thumb2/thumb2-ror.ll | 31 +-
llvm/test/CodeGen/WebAssembly/simd-arith.ll | 36 +
llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 30 +
llvm/test/CodeGen/WebAssembly/swiftcc.ll | 46 +
llvm/test/CodeGen/X86/2014-08-29-CompactUnwind.ll | 2 +-
llvm/test/CodeGen/X86/avx512-calling-conv.ll | 960 +
llvm/test/CodeGen/X86/basicblock-sections-cold.ll | 41 +
.../CodeGen/X86/basicblock-sections-directjumps.ll | 38 +
llvm/test/CodeGen/X86/basicblock-sections-eh.ll | 84 +
.../test/CodeGen/X86/basicblock-sections-labels.ll | 33 +
llvm/test/CodeGen/X86/basicblock-sections-list.ll | 76 +
.../test/CodeGen/X86/basicblock-sections-listbb.ll | 38 +
.../CodeGen/X86/basicblock-sections-mir-parse.mir | 131 +
.../CodeGen/X86/basicblock-sections-mir-print.ll | 32 +
llvm/test/CodeGen/X86/basicblock-sections.ll | 36 +
llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +-
llvm/test/CodeGen/X86/callbr-asm-obj-file.ll | 2 +-
llvm/test/CodeGen/X86/cfi-epilogue-with-return.mir | 48 -
.../CodeGen/X86/cfi-epilogue-without-return.mir | 53 -
.../X86/cfi-inserter-callee-save-register.mir | 34 -
.../X86/cfi-inserter-verify-inconsistent-csr.mir | 28 -
llvm/test/CodeGen/X86/combine-rotates.ll | 66 +-
llvm/test/CodeGen/X86/compact-unwind.ll | 8 +-
llvm/test/CodeGen/X86/constructor.ll | 1 +
llvm/test/CodeGen/X86/fdiv.ll | 24 +
llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +-
llvm/test/CodeGen/X86/funnel-shift.ll | 64 +
llvm/test/CodeGen/X86/haddsub-undef.ll | 28 +
llvm/test/CodeGen/X86/implicit-faultmap.ll | 4 +-
.../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 +
llvm/test/CodeGen/X86/init-priority.ll | 2 +-
llvm/test/CodeGen/X86/masked_store_trunc.ll | 18 +-
llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 36 +-
llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 30 +-
llvm/test/CodeGen/X86/mingw-comdats-xdata.ll | 2 +-
llvm/test/CodeGen/X86/mingw-comdats.ll | 2 +-
llvm/test/CodeGen/X86/movmsk-cmp.ll | 85 +-
llvm/test/CodeGen/X86/noreturn-call-win64.ll | 58 -
llvm/test/CodeGen/X86/patchable-prologue.ll | 2 +-
llvm/test/CodeGen/X86/pr40891.ll | 6 +-
llvm/test/CodeGen/X86/shift-by-signext.ll | 4 +-
llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +-
llvm/test/CodeGen/X86/stack-folding-avx512bf16.ll | 12 +-
llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 +
llvm/test/CodeGen/X86/var-permute-256.ll | 50 +-
llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 62 +-
llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 50 +-
llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-mul.ll | 4 +-
llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-trunc-math.ll | 240 +-
llvm/test/CodeGen/X86/vector-trunc-packus.ll | 40 +-
llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 34 +-
llvm/test/CodeGen/X86/vector-trunc-usat.ll | 26 +-
llvm/test/CodeGen/X86/vector-trunc.ll | 58 +-
llvm/test/CodeGen/X86/xray-section-group.ll | 2 +-
llvm/test/DebugInfo/AArch64/big-endian-dump.ll | 2 +-
.../AArch64/dbgcall-site-float-entry-value.ll | 49 +
llvm/test/DebugInfo/AArch64/little-endian-dump.ll | 2 +-
llvm/test/DebugInfo/AMDGPU/print-reg-name.s | 12 +-
llvm/test/DebugInfo/AMDGPU/register-mapping.s | 37 -
llvm/test/DebugInfo/AMDGPU/variable-locations.ll | 2 +-
llvm/test/DebugInfo/ARM/big-endian-dump.ll | 2 +-
llvm/test/DebugInfo/ARM/little-endian-dump.ll | 2 +-
llvm/test/DebugInfo/COFF/no-cus.ll | 2 +-
.../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +-
.../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +-
.../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +-
.../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +-
.../dbgcall-site-instr-before-bundled-call.mir | 4 +-
.../live-debug-values-bundled-entry-values.mir | 2 +
llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 +
llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +-
.../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +-
.../DebugInfo/MIR/X86/callsite-stack-value.mir | 68 +
.../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +-
.../MIR/X86/dbgcall-site-interpretation.mir | 2 +-
.../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +-
.../MIR/X86/dbgcall-site-partial-describe.mir | 2 +-
.../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +-
.../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +-
.../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +-
llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +-
.../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +-
.../MIR/X86/entry-value-of-modified-param.mir | 7 +-
.../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +-
.../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +-
.../MIR/X86/unreachable-block-call-site.mir | 2 +-
llvm/test/DebugInfo/RISCV/dwarf-riscv-relocs.ll | 2 +-
llvm/test/DebugInfo/Sparc/gnu-window-save.ll | 4 +-
.../test/DebugInfo/X86/DW_AT_location-reference.ll | 4 +-
llvm/test/DebugInfo/X86/arange.ll | 1 -
llvm/test/DebugInfo/X86/arguments.ll | 1 -
llvm/test/DebugInfo/X86/c-type-units.ll | 1 -
llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +-
.../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +-
.../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +-
.../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +-
llvm/test/DebugInfo/X86/debug-loc-frame.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-ir-disabled.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-partial.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-split-dwarf.ll | 1 -
llvm/test/DebugInfo/X86/decl-derived-member.ll | 1 -
.../DebugInfo/X86/dwarf-callsite-related-attrs.ll | 1 -
llvm/test/DebugInfo/X86/generate-odr-hash.ll | 1 -
llvm/test/DebugInfo/X86/ghost-sdnode-dbgvalues.ll | 1 -
llvm/test/DebugInfo/X86/inline-member-function.ll | 1 -
llvm/test/DebugInfo/X86/lexical_block.ll | 1 -
llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +-
llvm/test/DebugInfo/X86/missing-file-line.ll | 1 -
llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 +
llvm/test/DebugInfo/X86/nodebug.ll | 1 -
llvm/test/DebugInfo/X86/nodebug_with_debug_loc.ll | 1 -
llvm/test/DebugInfo/X86/parameters.ll | 1 -
llvm/test/DebugInfo/X86/pr45181.ll | 306 +
llvm/test/DebugInfo/X86/rematerialize.ll | 1 -
.../DebugInfo/X86/string-offsets-multiple-cus.ll | 1 -
.../DebugInfo/X86/string-offsets-table-order.ll | 1 -
llvm/test/DebugInfo/X86/string-offsets-table.ll | 1 -
llvm/test/DebugInfo/X86/template.ll | 1 -
llvm/test/DebugInfo/X86/tu-to-non-named-type.ll | 1 -
.../DebugInfo/X86/type_units_with_addresses.ll | 1 -
llvm/test/MC/AArch64/SVE/abs.s | 2 +-
llvm/test/MC/AArch64/SVE/add.s | 2 +-
llvm/test/MC/AArch64/SVE/addpl.s | 2 +-
llvm/test/MC/AArch64/SVE/addvl.s | 2 +-
llvm/test/MC/AArch64/SVE/adr.s | 2 +-
llvm/test/MC/AArch64/SVE/and.s | 2 +-
llvm/test/MC/AArch64/SVE/ands.s | 2 +-
llvm/test/MC/AArch64/SVE/andv.s | 2 +-
llvm/test/MC/AArch64/SVE/asr.s | 2 +-
llvm/test/MC/AArch64/SVE/asrd.s | 2 +-
llvm/test/MC/AArch64/SVE/asrr.s | 2 +-
llvm/test/MC/AArch64/SVE/bic.s | 2 +-
llvm/test/MC/AArch64/SVE/bics.s | 2 +-
llvm/test/MC/AArch64/SVE/brka.s | 2 +-
llvm/test/MC/AArch64/SVE/brkas.s | 2 +-
llvm/test/MC/AArch64/SVE/brkb.s | 2 +-
llvm/test/MC/AArch64/SVE/brkbs.s | 2 +-
llvm/test/MC/AArch64/SVE/brkn.s | 2 +-
llvm/test/MC/AArch64/SVE/brkns.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpa.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpas.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpb.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpbs.s | 2 +-
llvm/test/MC/AArch64/SVE/clasta.s | 2 +-
llvm/test/MC/AArch64/SVE/clastb.s | 2 +-
llvm/test/MC/AArch64/SVE/cls.s | 2 +-
llvm/test/MC/AArch64/SVE/clz.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpeq.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpge.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpgt.s | 2 +-
llvm/test/MC/AArch64/SVE/cmphi.s | 2 +-
llvm/test/MC/AArch64/SVE/cmphs.s | 2 +-
llvm/test/MC/AArch64/SVE/cmple.s | 2 +-
llvm/test/MC/AArch64/SVE/cmplo.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpls.s | 2 +-
llvm/test/MC/AArch64/SVE/cmplt.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpne.s | 2 +-
llvm/test/MC/AArch64/SVE/cnot.s | 2 +-
llvm/test/MC/AArch64/SVE/cnt.s | 2 +-
llvm/test/MC/AArch64/SVE/cntb.s | 2 +-
llvm/test/MC/AArch64/SVE/cntd.s | 2 +-
llvm/test/MC/AArch64/SVE/cnth.s | 2 +-
llvm/test/MC/AArch64/SVE/cntp.s | 2 +-
llvm/test/MC/AArch64/SVE/cntw.s | 2 +-
llvm/test/MC/AArch64/SVE/compact.s | 2 +-
llvm/test/MC/AArch64/SVE/cpy.s | 2 +-
llvm/test/MC/AArch64/SVE/ctermeq.s | 2 +-
llvm/test/MC/AArch64/SVE/ctermne.s | 2 +-
llvm/test/MC/AArch64/SVE/decb.s | 2 +-
llvm/test/MC/AArch64/SVE/decd.s | 2 +-
llvm/test/MC/AArch64/SVE/dech.s | 2 +-
llvm/test/MC/AArch64/SVE/decp.s | 2 +-
llvm/test/MC/AArch64/SVE/decw.s | 2 +-
llvm/test/MC/AArch64/SVE/dup.s | 2 +-
llvm/test/MC/AArch64/SVE/dupm.s | 2 +-
llvm/test/MC/AArch64/SVE/eon.s | 2 +-
llvm/test/MC/AArch64/SVE/eor.s | 2 +-
llvm/test/MC/AArch64/SVE/eors.s | 2 +-
llvm/test/MC/AArch64/SVE/eorv.s | 2 +-
llvm/test/MC/AArch64/SVE/ext.s | 2 +-
llvm/test/MC/AArch64/SVE/fabd.s | 2 +-
llvm/test/MC/AArch64/SVE/fabs.s | 2 +-
llvm/test/MC/AArch64/SVE/facge.s | 2 +-
llvm/test/MC/AArch64/SVE/facgt.s | 2 +-
llvm/test/MC/AArch64/SVE/facle.s | 2 +-
llvm/test/MC/AArch64/SVE/faclt.s | 2 +-
llvm/test/MC/AArch64/SVE/fadd.s | 2 +-
llvm/test/MC/AArch64/SVE/fadda.s | 2 +-
llvm/test/MC/AArch64/SVE/faddv.s | 2 +-
llvm/test/MC/AArch64/SVE/fcadd.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmeq.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmge.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmgt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmle.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmlt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmne.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmuo.s | 2 +-
llvm/test/MC/AArch64/SVE/fcpy.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvtzs.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvtzu.s | 2 +-
llvm/test/MC/AArch64/SVE/fdiv.s | 2 +-
llvm/test/MC/AArch64/SVE/fdivr.s | 2 +-
llvm/test/MC/AArch64/SVE/fdup.s | 2 +-
llvm/test/MC/AArch64/SVE/fexpa.s | 2 +-
llvm/test/MC/AArch64/SVE/fmad.s | 2 +-
llvm/test/MC/AArch64/SVE/fmax.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxnm.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxnmv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmin.s | 2 +-
llvm/test/MC/AArch64/SVE/fminnm.s | 2 +-
llvm/test/MC/AArch64/SVE/fminnmv.s | 2 +-
llvm/test/MC/AArch64/SVE/fminv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fmls.s | 2 +-
llvm/test/MC/AArch64/SVE/fmov.s | 2 +-
llvm/test/MC/AArch64/SVE/fmsb.s | 2 +-
llvm/test/MC/AArch64/SVE/fmul.s | 2 +-
llvm/test/MC/AArch64/SVE/fmulx.s | 2 +-
llvm/test/MC/AArch64/SVE/fneg.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmad.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmls.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmsb.s | 2 +-
llvm/test/MC/AArch64/SVE/frecpe.s | 2 +-
llvm/test/MC/AArch64/SVE/frecps.s | 2 +-
llvm/test/MC/AArch64/SVE/frecpx.s | 2 +-
llvm/test/MC/AArch64/SVE/frinta.s | 2 +-
llvm/test/MC/AArch64/SVE/frinti.s | 2 +-
llvm/test/MC/AArch64/SVE/frintm.s | 2 +-
llvm/test/MC/AArch64/SVE/frintn.s | 2 +-
llvm/test/MC/AArch64/SVE/frintp.s | 2 +-
llvm/test/MC/AArch64/SVE/frintx.s | 2 +-
llvm/test/MC/AArch64/SVE/frintz.s | 2 +-
llvm/test/MC/AArch64/SVE/frsqrte.s | 2 +-
llvm/test/MC/AArch64/SVE/frsqrts.s | 2 +-
llvm/test/MC/AArch64/SVE/fscale.s | 2 +-
llvm/test/MC/AArch64/SVE/fsqrt.s | 2 +-
llvm/test/MC/AArch64/SVE/fsub.s | 2 +-
llvm/test/MC/AArch64/SVE/fsubr.s | 2 +-
llvm/test/MC/AArch64/SVE/ftmad.s | 2 +-
llvm/test/MC/AArch64/SVE/ftsmul.s | 2 +-
llvm/test/MC/AArch64/SVE/ftssel.s | 2 +-
llvm/test/MC/AArch64/SVE/incb.s | 2 +-
llvm/test/MC/AArch64/SVE/incd.s | 2 +-
llvm/test/MC/AArch64/SVE/inch.s | 2 +-
llvm/test/MC/AArch64/SVE/incp.s | 2 +-
llvm/test/MC/AArch64/SVE/incw.s | 2 +-
llvm/test/MC/AArch64/SVE/index.s | 2 +-
llvm/test/MC/AArch64/SVE/insr.s | 2 +-
llvm/test/MC/AArch64/SVE/lasta.s | 2 +-
llvm/test/MC/AArch64/SVE/lastb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rd.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqd.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsl.s | 2 +-
llvm/test/MC/AArch64/SVE/lslr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsrr.s | 2 +-
llvm/test/MC/AArch64/SVE/mad.s | 2 +-
llvm/test/MC/AArch64/SVE/mla.s | 2 +-
llvm/test/MC/AArch64/SVE/mls.s | 2 +-
llvm/test/MC/AArch64/SVE/mov.s | 2 +-
llvm/test/MC/AArch64/SVE/movprfx.s | 2 +-
llvm/test/MC/AArch64/SVE/movs.s | 2 +-
llvm/test/MC/AArch64/SVE/msb.s | 2 +-
llvm/test/MC/AArch64/SVE/mul.s | 2 +-
llvm/test/MC/AArch64/SVE/nand.s | 2 +-
llvm/test/MC/AArch64/SVE/nands.s | 2 +-
llvm/test/MC/AArch64/SVE/neg.s | 2 +-
llvm/test/MC/AArch64/SVE/nor.s | 2 +-
llvm/test/MC/AArch64/SVE/nors.s | 2 +-
llvm/test/MC/AArch64/SVE/not.s | 2 +-
llvm/test/MC/AArch64/SVE/nots.s | 2 +-
llvm/test/MC/AArch64/SVE/orn.s | 2 +-
llvm/test/MC/AArch64/SVE/orns.s | 2 +-
llvm/test/MC/AArch64/SVE/orr.s | 2 +-
llvm/test/MC/AArch64/SVE/orrs.s | 2 +-
llvm/test/MC/AArch64/SVE/orv.s | 2 +-
llvm/test/MC/AArch64/SVE/pfalse.s | 2 +-
llvm/test/MC/AArch64/SVE/pfirst.s | 2 +-
llvm/test/MC/AArch64/SVE/pnext.s | 2 +-
llvm/test/MC/AArch64/SVE/prfb.s | 2 +-
llvm/test/MC/AArch64/SVE/prfd.s | 2 +-
llvm/test/MC/AArch64/SVE/prfh.s | 2 +-
llvm/test/MC/AArch64/SVE/prfw.s | 2 +-
llvm/test/MC/AArch64/SVE/ptest.s | 2 +-
llvm/test/MC/AArch64/SVE/ptrue.s | 2 +-
llvm/test/MC/AArch64/SVE/ptrues.s | 2 +-
llvm/test/MC/AArch64/SVE/punpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/punpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/rbit.s | 2 +-
llvm/test/MC/AArch64/SVE/rdffr.s | 2 +-
llvm/test/MC/AArch64/SVE/rdffrs.s | 2 +-
llvm/test/MC/AArch64/SVE/rdvl.s | 2 +-
llvm/test/MC/AArch64/SVE/rev.s | 2 +-
llvm/test/MC/AArch64/SVE/revb.s | 2 +-
llvm/test/MC/AArch64/SVE/revh.s | 2 +-
llvm/test/MC/AArch64/SVE/revw.s | 2 +-
llvm/test/MC/AArch64/SVE/sabd.s | 2 +-
llvm/test/MC/AArch64/SVE/saddv.s | 2 +-
llvm/test/MC/AArch64/SVE/scvtf.s | 2 +-
llvm/test/MC/AArch64/SVE/sdiv.s | 2 +-
llvm/test/MC/AArch64/SVE/sdivr.s | 2 +-
llvm/test/MC/AArch64/SVE/sdot.s | 2 +-
llvm/test/MC/AArch64/SVE/sel.s | 2 +-
llvm/test/MC/AArch64/SVE/setffr.s | 2 +-
llvm/test/MC/AArch64/SVE/smax.s | 2 +-
llvm/test/MC/AArch64/SVE/smaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/smin.s | 2 +-
llvm/test/MC/AArch64/SVE/sminv.s | 2 +-
llvm/test/MC/AArch64/SVE/smulh.s | 2 +-
llvm/test/MC/AArch64/SVE/splice.s | 2 +-
llvm/test/MC/AArch64/SVE/sqadd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecb.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdech.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecp.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecw.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincb.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqinch.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincp.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincw.s | 2 +-
llvm/test/MC/AArch64/SVE/sqsub.s | 2 +-
llvm/test/MC/AArch64/SVE/st1b.s | 2 +-
llvm/test/MC/AArch64/SVE/st1d.s | 2 +-
llvm/test/MC/AArch64/SVE/st1h.s | 2 +-
llvm/test/MC/AArch64/SVE/st1w.s | 2 +-
llvm/test/MC/AArch64/SVE/st2b.s | 2 +-
llvm/test/MC/AArch64/SVE/st2d.s | 2 +-
llvm/test/MC/AArch64/SVE/st2h.s | 2 +-
llvm/test/MC/AArch64/SVE/st2w.s | 2 +-
llvm/test/MC/AArch64/SVE/st3b.s | 2 +-
llvm/test/MC/AArch64/SVE/st3d.s | 2 +-
llvm/test/MC/AArch64/SVE/st3h.s | 2 +-
llvm/test/MC/AArch64/SVE/st3w.s | 2 +-
llvm/test/MC/AArch64/SVE/st4b.s | 2 +-
llvm/test/MC/AArch64/SVE/st4d.s | 2 +-
llvm/test/MC/AArch64/SVE/st4h.s | 2 +-
llvm/test/MC/AArch64/SVE/st4w.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE/str.s | 2 +-
llvm/test/MC/AArch64/SVE/sub.s | 2 +-
llvm/test/MC/AArch64/SVE/subr.s | 2 +-
llvm/test/MC/AArch64/SVE/sunpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/sunpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/sxtb.s | 2 +-
llvm/test/MC/AArch64/SVE/sxth.s | 2 +-
llvm/test/MC/AArch64/SVE/sxtw.s | 2 +-
llvm/test/MC/AArch64/SVE/system-regs.s | 2 +-
llvm/test/MC/AArch64/SVE/tbl.s | 2 +-
llvm/test/MC/AArch64/SVE/trn1.s | 2 +-
llvm/test/MC/AArch64/SVE/trn2.s | 2 +-
llvm/test/MC/AArch64/SVE/uabd.s | 2 +-
llvm/test/MC/AArch64/SVE/uaddv.s | 2 +-
llvm/test/MC/AArch64/SVE/ucvtf.s | 2 +-
llvm/test/MC/AArch64/SVE/udiv.s | 2 +-
llvm/test/MC/AArch64/SVE/udivr.s | 2 +-
llvm/test/MC/AArch64/SVE/udot.s | 2 +-
llvm/test/MC/AArch64/SVE/umax.s | 2 +-
llvm/test/MC/AArch64/SVE/umaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/umin.s | 2 +-
llvm/test/MC/AArch64/SVE/uminv.s | 2 +-
llvm/test/MC/AArch64/SVE/umulh.s | 2 +-
llvm/test/MC/AArch64/SVE/uqadd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecb.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdech.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecp.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecw.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincb.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqinch.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincp.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincw.s | 2 +-
llvm/test/MC/AArch64/SVE/uqsub.s | 2 +-
llvm/test/MC/AArch64/SVE/uunpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/uunpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/uxtb.s | 2 +-
llvm/test/MC/AArch64/SVE/uxth.s | 2 +-
llvm/test/MC/AArch64/SVE/uxtw.s | 2 +-
llvm/test/MC/AArch64/SVE/uzp1.s | 2 +-
llvm/test/MC/AArch64/SVE/uzp2.s | 2 +-
llvm/test/MC/AArch64/SVE/whilele.s | 2 +-
llvm/test/MC/AArch64/SVE/whilelo.s | 2 +-
llvm/test/MC/AArch64/SVE/whilels.s | 2 +-
llvm/test/MC/AArch64/SVE/whilelt.s | 2 +-
llvm/test/MC/AArch64/SVE/wrffr.s | 2 +-
llvm/test/MC/AArch64/SVE/zip1.s | 2 +-
llvm/test/MC/AArch64/SVE/zip2.s | 2 +-
llvm/test/MC/AArch64/SVE2/adclb.s | 2 +-
llvm/test/MC/AArch64/SVE2/adclt.s | 2 +-
llvm/test/MC/AArch64/SVE2/addhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/addhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/addp.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesd.s | 2 +-
llvm/test/MC/AArch64/SVE2/aese.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesimc.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesmc.s | 2 +-
llvm/test/MC/AArch64/SVE2/bcax.s | 2 +-
llvm/test/MC/AArch64/SVE2/bdep.s | 2 +-
llvm/test/MC/AArch64/SVE2/bext.s | 2 +-
llvm/test/MC/AArch64/SVE2/bgrp.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl1n.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl2n.s | 2 +-
llvm/test/MC/AArch64/SVE2/cadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/cdot.s | 2 +-
llvm/test/MC/AArch64/SVE2/cmla.s | 2 +-
llvm/test/MC/AArch64/SVE2/eor3.s | 2 +-
llvm/test/MC/AArch64/SVE2/eorbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/eortb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ext.s | 2 +-
llvm/test/MC/AArch64/SVE2/faddp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtx.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtxnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/flogb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmaxnmp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fminnmp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/histcnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/histseg.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sh.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sw.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE2/match.s | 2 +-
llvm/test/MC/AArch64/SVE2/mla.s | 2 +-
llvm/test/MC/AArch64/SVE2/mls.s | 2 +-
llvm/test/MC/AArch64/SVE2/mul.s | 2 +-
llvm/test/MC/AArch64/SVE2/nbsl.s | 2 +-
llvm/test/MC/AArch64/SVE2/nmatch.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmul.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullb-128.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullt-128.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/raddhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/raddhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/rax1.s | 2 +-
llvm/test/MC/AArch64/SVE2/rshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/rshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/rsubhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/rsubhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saba.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabdlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabdlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sadalp.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sbclb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sbclt.s | 2 +-
llvm/test/MC/AArch64/SVE2/shadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/shrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/shrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/shsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/shsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sli.s | 2 +-
llvm/test/MC/AArch64/SVE2/sm4e.s | 2 +-
llvm/test/MC/AArch64/SVE2/sm4ekey.s | 2 +-
llvm/test/MC/AArch64/SVE2/smaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/sminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/smulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/smullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/splice.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqabs.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqcadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqneg.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdcmlah.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmlah.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmlsh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshlu.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/srhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sri.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshr.s | 2 +-
llvm/test/MC/AArch64/SVE2/srsra.s | 2 +-
llvm/test/MC/AArch64/SVE2/sshllb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sshllt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssra.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubltb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE2/subhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/subhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/suqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/tbl.s | 2 +-
llvm/test/MC/AArch64/SVE2/tbx.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaba.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabdlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabdlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uadalp.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/umaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/uminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/umulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/umullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqxtnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqxtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/urecpe.s | 2 +-
llvm/test/MC/AArch64/SVE2/urhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshr.s | 2 +-
llvm/test/MC/AArch64/SVE2/ursqrte.s | 2 +-
llvm/test/MC/AArch64/SVE2/ursra.s | 2 +-
llvm/test/MC/AArch64/SVE2/ushllb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ushllt.s | 2 +-
llvm/test/MC/AArch64/SVE2/usqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/usra.s | 2 +-
llvm/test/MC/AArch64/SVE2/usublb.s | 2 +-
llvm/test/MC/AArch64/SVE2/usublt.s | 2 +-
llvm/test/MC/AArch64/SVE2/usubwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/usubwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilege.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilegt.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilehi.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilehs.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilerw.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilewr.s | 2 +-
llvm/test/MC/AArch64/SVE2/xar.s | 2 +-
llvm/test/MC/AArch64/adrp-annotation.s | 2 +-
llvm/test/MC/AArch64/arm32-elf-relocs.s | 2 +-
.../MC/AArch64/arm64-compact-unwind-fallback.s | 2 +-
llvm/test/MC/AArch64/arm64-elf-relocs.s | 2 +-
llvm/test/MC/AArch64/arm64-leaf-compact-unwind.s | 2 +-
llvm/test/MC/AArch64/coff-relocations.s | 2 +-
llvm/test/MC/AArch64/darwin-reloc-addsubimm.s | 2 +-
llvm/test/MC/AArch64/elf-reloc-addsubimm.s | 2 +-
llvm/test/MC/AArch64/optional-hash.s | 2 +-
llvm/test/MC/AMDGPU/branch-comment.s | 2 +-
llvm/test/MC/AMDGPU/data.s | 2 +-
llvm/test/MC/AMDGPU/labels-branch-gfx9.s | 2 +-
llvm/test/MC/AMDGPU/labels-branch.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_once.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_one_and_one.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_twice.s | 2 +-
llvm/test/MC/AMDGPU/s_endpgm.s | 2 +-
.../test/MC/ARM/AlignedBundling/group-bundle-arm.s | 2 +-
.../ARM/AlignedBundling/pad-align-to-bundle-end.s | 2 +-
.../test/MC/ARM/AlignedBundling/subtarget-change.s | 2 +-
llvm/test/MC/ARM/Windows/mov32t-range.s | 2 +-
llvm/test/MC/ARM/align_arm_2_thumb.s | 4 +-
llvm/test/MC/ARM/align_thumb_2_arm.s | 4 +-
llvm/test/MC/ARM/aligned-blx.s | 2 +-
llvm/test/MC/ARM/arm-memory-instructions.s | 6 +
llvm/test/MC/ARM/assembler-fill.s | 2 +-
llvm/test/MC/ARM/branch-disassemble.s | 4 +-
llvm/test/MC/ARM/cmp-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/cmp-immediate-fixup2.s | 2 +-
llvm/test/MC/ARM/coff-relocations.s | 2 +-
.../MC/ARM/dwarf-asm-multiple-sections-dwarf-2.s | 2 +-
llvm/test/MC/ARM/dwarf-asm-no-code.s | 4 +-
llvm/test/MC/ARM/dwarf-asm-nonstandard-section.s | 2 +-
llvm/test/MC/ARM/dwarf-asm-single-section.s | 2 +-
llvm/test/MC/ARM/ehabi-personality-abs.s | 2 +-
llvm/test/MC/ARM/elf-movt.s | 4 +-
llvm/test/MC/ARM/fixup-cpu-mode.s | 2 +-
llvm/test/MC/ARM/inst-directive-other.s | 4 +-
llvm/test/MC/ARM/macho-reloc-thumb-local.s | 2 +-
llvm/test/MC/ARM/macho-word-reloc-thumb.s | 2 +-
llvm/test/MC/ARM/modified-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/symbol-variants.s | 4 +-
llvm/test/MC/ARM/t2-modified-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/thumb-cb-thumbfunc.s | 2 +-
llvm/test/MC/ARM/thumb1-relax-bcc.s | 2 +-
llvm/test/MC/ARM/thumb1-relax-br.s | 4 +-
llvm/test/MC/ARM/thumb2-cbn-to-next-inst.s | 2 +-
llvm/test/MC/ARM/tls-directives.s | 2 +-
llvm/test/MC/AVR/dwarf-asm-no-code.s | 4 +-
llvm/test/MC/AVR/inst-adc.s | 2 +-
llvm/test/MC/AVR/inst-add.s | 2 +-
llvm/test/MC/AVR/inst-adiw.s | 2 +-
llvm/test/MC/AVR/inst-and.s | 2 +-
llvm/test/MC/AVR/inst-andi.s | 2 +-
llvm/test/MC/AVR/inst-bld.s | 2 +-
llvm/test/MC/AVR/inst-break.s | 2 +-
llvm/test/MC/AVR/inst-bst.s | 2 +-
llvm/test/MC/AVR/inst-cbr.s | 2 +-
llvm/test/MC/AVR/inst-clr.s | 2 +-
llvm/test/MC/AVR/inst-cp.s | 2 +-
llvm/test/MC/AVR/inst-cpc.s | 2 +-
llvm/test/MC/AVR/inst-cpi.s | 2 +-
llvm/test/MC/AVR/inst-cpse.s | 2 +-
llvm/test/MC/AVR/inst-des.s | 2 +-
llvm/test/MC/AVR/inst-eicall.s | 2 +-
llvm/test/MC/AVR/inst-eijmp.s | 2 +-
llvm/test/MC/AVR/inst-eor.s | 2 +-
llvm/test/MC/AVR/inst-family-set-clr-flag.s | 2 +-
llvm/test/MC/AVR/inst-icall.s | 2 +-
llvm/test/MC/AVR/inst-ijmp.s | 2 +-
llvm/test/MC/AVR/inst-ldi.s | 2 +-
llvm/test/MC/AVR/inst-lsl.s | 2 +-
llvm/test/MC/AVR/inst-mov.s | 2 +-
llvm/test/MC/AVR/inst-nop.s | 2 +-
llvm/test/MC/AVR/inst-or.s | 2 +-
llvm/test/MC/AVR/inst-ori.s | 2 +-
llvm/test/MC/AVR/inst-ret.s | 2 +-
llvm/test/MC/AVR/inst-reti.s | 2 +-
llvm/test/MC/AVR/inst-rol.s | 2 +-
llvm/test/MC/AVR/inst-sbc.s | 2 +-
llvm/test/MC/AVR/inst-sbci.s | 2 +-
llvm/test/MC/AVR/inst-sbiw.s | 2 +-
llvm/test/MC/AVR/inst-sbr.s | 2 +-
llvm/test/MC/AVR/inst-ser.s | 2 +-
llvm/test/MC/AVR/inst-sleep.s | 2 +-
llvm/test/MC/AVR/inst-sub.s | 2 +-
llvm/test/MC/AVR/inst-subi.s | 2 +-
llvm/test/MC/AVR/inst-tst.s | 2 +-
llvm/test/MC/AVR/inst-wdr.s | 2 +-
llvm/test/MC/AVR/relocations-abs.s | 2 +-
llvm/test/MC/AsmParser/directive_fill_2.s | 2 +-
llvm/test/MC/AsmParser/non-english-characters.s | 2 +-
llvm/test/MC/BPF/insn-unit-32.s | 2 +-
llvm/test/MC/BPF/insn-unit.s | 2 +-
llvm/test/MC/BPF/load-store-32.s | 2 +-
llvm/test/MC/Disassembler/ARM/mve-lol.txt | 2 +-
llvm/test/MC/ELF/empty.s | 4 +-
llvm/test/MC/ELF/relax-all-flag.s | 4 +-
llvm/test/MC/ELF/relocation-386.s | 4 +-
llvm/test/MC/Hexagon/J2_trap1_dep.s | 4 +-
llvm/test/MC/Hexagon/align.s | 2 +-
llvm/test/MC/Hexagon/basic.ll | 2 +-
llvm/test/MC/Hexagon/cmpyrw.s | 2 +-
llvm/test/MC/Hexagon/extensions/v67_hvx.s | 2 +-
llvm/test/MC/Hexagon/extensions/v67t_audio.s | 2 +-
llvm/test/MC/Hexagon/hvx-double-implies-hvx.s | 2 +-
llvm/test/MC/Hexagon/hvx-swapped-regpairs.s | 2 +-
llvm/test/MC/Hexagon/quad_regs.s | 2 +-
llvm/test/MC/Hexagon/smallcore_dis.s | 4 +-
llvm/test/MC/Hexagon/v60-alu.s | 2 +-
llvm/test/MC/Hexagon/v60-misc.s | 2 +-
llvm/test/MC/Hexagon/v60-permute.s | 2 +-
llvm/test/MC/Hexagon/v60-shift.s | 2 +-
llvm/test/MC/Hexagon/v60-vcmp.s | 2 +-
llvm/test/MC/Hexagon/v60-vmem.s | 2 +-
llvm/test/MC/Hexagon/v60-vmpy-acc.s | 2 +-
llvm/test/MC/Hexagon/v60-vmpy1.s | 2 +-
llvm/test/MC/Hexagon/v60lookup.s | 2 +-
llvm/test/MC/Hexagon/v62_all.s | 2 +-
llvm/test/MC/Hexagon/v62_jumps.s | 2 +-
llvm/test/MC/Hexagon/v62a.s | 2 +-
llvm/test/MC/Hexagon/v65_all.s | 2 +-
llvm/test/MC/Hexagon/v66.s | 2 +-
llvm/test/MC/Hexagon/v67.s | 2 +-
llvm/test/MC/Hexagon/v67_all.s | 2 +-
llvm/test/MC/Hexagon/z-instructions.s | 2 +-
llvm/test/MC/MSP430/opcode.s | 2 +-
llvm/test/MC/MachO/ARM/compact-unwind-armv7k.s | 2 +-
.../MC/MachO/ARM/llvm-objdump-macho-stripped.s | 2 +-
llvm/test/MC/MachO/ARM/llvm-objdump-macho.s | 2 +-
llvm/test/MC/MachO/ARM/no-tls-assert.ll | 2 +-
llvm/test/MC/MachO/darwin-sdk-version.ll | 2 +-
.../MC/MachO/darwin-version-min-load-command.s | 12 +-
llvm/test/MC/Mips/cfi-encoding.s | 6 +-
llvm/test/MC/Mips/cpload.s | 6 +-
llvm/test/MC/Mips/cplocal.s | 4 +-
llvm/test/MC/Mips/cprestore-noreorder-noat.s | 4 +-
llvm/test/MC/Mips/cprestore-noreorder.s | 2 +-
llvm/test/MC/Mips/cprestore-reorder.s | 2 +-
llvm/test/MC/Mips/cpsetup.s | 2 +-
llvm/test/MC/Mips/expansion-j-sym-pic.s | 6 +-
llvm/test/MC/Mips/expansion-jal-sym-pic.s | 12 +-
llvm/test/MC/Mips/higher-highest-addressing.s | 2 +-
llvm/test/MC/Mips/hilo-addressing.s | 2 +-
llvm/test/MC/Mips/micromips-neg-offset.s | 2 +-
.../test/MC/Mips/mips1/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips1/invalid-mips5.s | 2 +
.../test/MC/Mips/mips2/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips2/invalid-mips5.s | 2 +
.../test/MC/Mips/mips3/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips3/invalid-mips5.s | 2 +
llvm/test/MC/Mips/mips3d/valid.s | 7 +
.../test/MC/Mips/mips4/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips4/invalid-mips5.s | 4 +-
llvm/test/MC/Mips/mips64extins.s | 2 +-
llvm/test/MC/Mips/mips64r2/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r2/valid.s | 6 +
llvm/test/MC/Mips/mips64r3/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r3/valid.s | 4 +
llvm/test/MC/Mips/mips64r5/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r5/valid.s | 4 +
.../MC/Mips/mips64r6/invalid-mips5-wrong-error.s | 3 -
llvm/test/MC/Mips/mips64r6/invalid-mips5.s | 6 +
llvm/test/MC/Mips/mips64shift.ll | 4 +-
llvm/test/MC/Mips/mips_gprel16.s | 4 +-
llvm/test/MC/Mips/nacl-mask.s | 2 +-
llvm/test/MC/Mips/sext_64_32.ll | 2 +-
llvm/test/MC/PowerPC/ppc64-prefix-align-labels.s | 4 +-
llvm/test/MC/PowerPC/ppc64-prefix-align.s | 4 +-
llvm/test/MC/RISCV/cnop.s | 2 +-
llvm/test/MC/RISCV/compress-cjal.s | 4 +-
llvm/test/MC/RISCV/compress-rv32d.s | 8 +-
llvm/test/MC/RISCV/compress-rv32f.s | 4 +-
llvm/test/MC/RISCV/compress-rv32i.s | 8 +-
llvm/test/MC/RISCV/compress-rv64i.s | 4 +-
llvm/test/MC/RISCV/csr-aliases.s | 24 +-
llvm/test/MC/RISCV/elf-header.s | 4 +-
llvm/test/MC/RISCV/fixups-compressed.s | 2 +-
llvm/test/MC/RISCV/function-call.s | 2 +-
llvm/test/MC/RISCV/hilo-constaddr-expr.s | 4 +-
llvm/test/MC/RISCV/hilo-constaddr.s | 2 +-
llvm/test/MC/RISCV/numeric-reg-names-d.s | 2 +-
llvm/test/MC/RISCV/numeric-reg-names-f.s | 2 +-
llvm/test/MC/RISCV/option-mix.s | 8 +-
llvm/test/MC/RISCV/option-pushpop.s | 4 +-
llvm/test/MC/RISCV/option-rvc.s | 8 +-
llvm/test/MC/RISCV/pseudo-jump.s | 2 +-
llvm/test/MC/RISCV/rv32-relaxation.s | 4 +-
llvm/test/MC/RISCV/rv32a-valid.s | 4 +-
llvm/test/MC/RISCV/rv32c-only-valid.s | 2 +-
llvm/test/MC/RISCV/rv32c-valid.s | 4 +-
llvm/test/MC/RISCV/rv32d-valid.s | 4 +-
llvm/test/MC/RISCV/rv32dc-valid.s | 2 +-
llvm/test/MC/RISCV/rv32e-invalid.s | 2 +-
llvm/test/MC/RISCV/rv32f-valid.s | 4 +-
llvm/test/MC/RISCV/rv32fc-aliases-valid.s | 2 +-
llvm/test/MC/RISCV/rv32fc-valid.s | 2 +-
llvm/test/MC/RISCV/rv32m-valid.s | 4 +-
llvm/test/MC/RISCV/rv64-relaxation.s | 4 +-
llvm/test/MC/RISCV/rv64a-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64a-valid.s | 2 +-
llvm/test/MC/RISCV/rv64c-valid.s | 2 +-
llvm/test/MC/RISCV/rv64d-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64d-valid.s | 2 +-
llvm/test/MC/RISCV/rv64dc-valid.s | 2 +-
llvm/test/MC/RISCV/rv64f-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64f-valid.s | 2 +-
llvm/test/MC/RISCV/rv64m-valid.s | 2 +-
llvm/test/MC/RISCV/rva-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvd-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvdc-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rvf-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvf-user-csr-names.s | 4 +-
llvm/test/MC/RISCV/tail-call.s | 4 +-
llvm/test/MC/Sparc/sparc-relocations.s | 2 +-
llvm/test/MC/SystemZ/directive-insn.s | 2 +-
llvm/test/MC/WebAssembly/objdump.s | 2 +-
llvm/test/MC/WebAssembly/simd-encodings.s | 18 +
.../autogen-inst-offset-align-to-end.s | 2 +-
.../AlignedBundling/autogen-inst-offset-padding.s | 2 +-
.../MC/X86/AlignedBundling/different-sections.s | 4 +-
llvm/test/MC/X86/AlignedBundling/labeloffset.s | 6 +-
llvm/test/MC/X86/AlignedBundling/long-nop-pad.s | 4 +-
.../X86/AlignedBundling/misaligned-bundle-group.s | 4 +-
.../MC/X86/AlignedBundling/misaligned-bundle.s | 4 +-
llvm/test/MC/X86/AlignedBundling/nesting.s | 4 +-
.../X86/AlignedBundling/pad-align-to-bundle-end.s | 4 +-
.../MC/X86/AlignedBundling/pad-bundle-groups.s | 4 +-
.../MC/X86/AlignedBundling/relax-at-bundle-end.s | 4 +-
.../MC/X86/AlignedBundling/relax-in-bundle-group.s | 4 +-
llvm/test/MC/X86/AlignedBundling/rodata-section.s | 4 +-
.../MC/X86/AlignedBundling/single-inst-bundling.s | 4 +-
llvm/test/MC/X86/Inputs/align-branch-64-1.s | 43 -
llvm/test/MC/X86/Inputs/align-branch-64-2.s | 27 -
llvm/test/MC/X86/align-branch-32-1a.s | 38 -
llvm/test/MC/X86/align-branch-32-work.s | 15 +
llvm/test/MC/X86/align-branch-64-1a.s | 43 -
llvm/test/MC/X86/align-branch-64-1b.s | 32 -
llvm/test/MC/X86/align-branch-64-1c.s | 31 -
llvm/test/MC/X86/align-branch-64-1d.s | 38 -
llvm/test/MC/X86/align-branch-64-2a.s | 17 -
llvm/test/MC/X86/align-branch-64-2b.s | 17 -
llvm/test/MC/X86/align-branch-64-2c.s | 19 -
llvm/test/MC/X86/align-branch-64-3a.s | 41 -
llvm/test/MC/X86/align-branch-64-4a.s | 33 -
llvm/test/MC/X86/align-branch-64-5a.s | 43 -
llvm/test/MC/X86/align-branch-64-6a.s | 50 -
llvm/test/MC/X86/align-branch-64-align.s | 26 +
.../{align-branch-64.s => align-branch-64-basic.s} | 0
...ign-branch-64-7a.s => align-branch-64-bundle.s} | 0
llvm/test/MC/X86/align-branch-64-fused.s | 42 +
llvm/test/MC/X86/align-branch-64-general.s | 49 +
llvm/test/MC/X86/align-branch-64-hardcode.s | 32 +
llvm/test/MC/X86/align-branch-64-mixed.s | 51 +
llvm/test/MC/X86/align-branch-64-necessary.s | 54 +
llvm/test/MC/X86/align-branch-64-relax-all.s | 42 +
llvm/test/MC/X86/align-branch-64-section-size.s | 20 +
llvm/test/MC/X86/align-branch-64-single.s | 93 +
.../X86/align-branch-boundary-default.s | 0
llvm/test/MC/X86/align-branch-variant-symbol.s | 57 +
llvm/test/MC/X86/align-via-padding.s | 76 +
llvm/test/MC/X86/align-via-relaxation.s | 4 +-
llvm/test/MC/X86/compact-unwind.s | 2 +-
llvm/test/MC/X86/data-prefix16.s | 2 +-
llvm/test/MC/X86/data-prefix32.s | 2 +-
llvm/test/MC/X86/data-prefix64.s | 2 +-
llvm/test/MC/X86/faultmap-section-parsing.s | 2 +-
llvm/test/MC/X86/prefix-padding-32.s | 50 +
llvm/test/MC/X86/prefix-padding-64.s | 53 +
llvm/test/MC/X86/relax-offset.s | 13 +
llvm/test/MC/X86/return-column.s | 2 +-
llvm/test/MC/X86/tlsdesc-32.s | 2 +-
llvm/test/MC/X86/tlsdesc-64.s | 2 +-
llvm/test/MC/X86/x86-branch-relaxation.s | 4 +-
llvm/test/MC/X86/x86_long_nop.s | 54 +-
.../Object/AArch64/yaml2obj-elf-aarch64-rel.yaml | 1 -
llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +-
llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +-
llvm/test/Object/AMDGPU/objdump.s | 2 +-
llvm/test/Object/ARM/macho-data-in-code.test | 2 +-
llvm/test/Object/ARM/objdump-thumb.test | 2 +-
llvm/test/Object/Mips/feature.test | 2 +-
llvm/test/Object/X86/macho-text-sections.test | 2 +-
.../objdump-disassembly-inline-relocations.test | 4 +-
llvm/test/Object/X86/objdump-trivial-object.test | 4 +-
llvm/test/Object/elf-invalid-phdr.test | 2 +-
llvm/test/Object/invalid-alignment.test | 2 +-
llvm/test/Object/invalid.test | 4 +-
llvm/test/Object/macho-invalid.test | 286 +-
llvm/test/Object/obj2yaml.test | 3 -
llvm/test/Object/objdump-export-list.test | 2 +-
llvm/test/Object/objdump-relocations.test | 4 +-
llvm/test/Object/objdump-section-content.test | 4 +-
llvm/test/Object/objdump-symbol-table.test | 2 +-
llvm/test/ObjectYAML/CodeView/sections.yaml | 2 +-
llvm/test/ThinLTO/X86/empty-module.ll | 2 +-
llvm/test/Transforms/Coroutines/no-suspend.ll | 52 +
.../MSSA/memset-unknown-sizes.ll | 71 +
.../MSSA/multiblock-exceptions.ll | 1 -
.../DeadStoreElimination/MSSA/multiblock-loops.ll | 39 +-
.../MSSA/multiblock-memoryphis.ll | 41 +-
.../MSSA/multiblock-multipath.ll | 76 +
.../MSSA/multiblock-overlap.ll | 112 +
.../DeadStoreElimination/MSSA/multiblock-simple.ll | 105 +-
llvm/test/Transforms/ExpandMemCmp/X86/memcmp.ll | 402 +-
llvm/test/Transforms/GVN/PRE/volatile.ll | 143 +-
.../InstCombine/X86/x86-vector-shifts.ll | 347 +
llvm/test/Transforms/InstCombine/add.ll | 126 +
llvm/test/Transforms/InstCombine/assume.ll | 37 +-
llvm/test/Transforms/InstCombine/call-returned.ll | 51 +
llvm/test/Transforms/InstCombine/ctpop-cttz.ll | 69 +
.../InstCombine/element-atomic-memintrins.ll | 19 +
llvm/test/Transforms/InstCombine/gep-vector.ll | 21 +
.../Transforms/InstCombine/known-signbit-shift.ll | 50 +
.../InstCombine/out-of-bounds-indexes.ll | 29 +-
llvm/test/Transforms/InstCombine/phi-shifts.ll | 22 +-
llvm/test/Transforms/InstCombine/vscale_alloca.ll | 37 +
llvm/test/Transforms/InstSimplify/add-mask.ll | 79 +-
llvm/test/Transforms/InstSimplify/assume.ll | 6 +-
llvm/test/Transforms/InstSimplify/bitreverse.ll | 51 +-
llvm/test/Transforms/InstSimplify/bswap.ll | 57 +-
llvm/test/Transforms/InstSimplify/call.ll | 8 +-
llvm/test/Transforms/InstSimplify/compare.ll | 119 +-
llvm/test/Transforms/InstSimplify/or.ll | 108 +-
.../Transforms/InstSimplify/shift-knownbits.ll | 44 +-
llvm/test/Transforms/InstSimplify/vscale.ll | 49 +
.../JumpThreading/PR44611-across-header-hang.ll | 22 +
llvm/test/Transforms/JumpThreading/select.ll | 28 +
.../PowerPC/p8-unrolling-legalize-vectors.ll | 198 +-
.../MemCpyOpt/store-to-memset-is-nonzero-type.ll | 73 +
llvm/test/Transforms/MemCpyOpt/vscale-memset.ll | 115 +
llvm/test/Transforms/Reassociate/cse-pairs.ll | 83 +
.../SCCP/binaryops-range-special-cases.ll | 97 +
llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 9 +-
llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll | 134 +
llvm/test/Transforms/SCCP/ip-ranges-phis.ll | 215 +
llvm/test/Transforms/SCCP/ip-ranges-select.ll | 132 +
llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll | 195 +
llvm/test/Transforms/SCCP/phis.ll | 81 +
llvm/test/Transforms/SCCP/range-and.ll | 39 +-
llvm/test/Transforms/SCCP/select.ll | 30 +-
llvm/test/Transforms/SCCP/vector-bitcast.ll | 3 +-
.../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 103 +
.../element-wise-atomic-memory-intrinsics.ll | 3 -
llvm/test/Verifier/vp-intrinsics.ll | 34 +
llvm/test/tools/dsymutil/Inputs/op-convert.ll | 2 +
.../tools/dsymutil/Inputs/op-convert.macho.x86_64 | Bin 2092 -> 2032 bytes
llvm/test/tools/dsymutil/X86/op-convert.test | 4 +
llvm/test/tools/gold/X86/thinlto.ll | 2 +-
llvm/test/tools/gold/X86/v1.16/wrap-2.ll | 2 +-
llvm/test/tools/llvm-ar/lto-kind-from-triple.test | 26 +
.../X86/debug_expr_convert_generic.s | 181 +
llvm/test/tools/llvm-dwp/X86/duplicate.test | 12 +-
llvm/test/tools/llvm-dwp/X86/gcc_type.test | 2 +-
llvm/test/tools/llvm-dwp/X86/invalid_cu_index.test | 2 +-
llvm/test/tools/llvm-dwp/X86/missing_tu_index.test | 2 +-
llvm/test/tools/llvm-locstats/locstats.ll | 6 +-
.../tools/llvm-objcopy/COFF/remove-section.test | 8 +-
.../llvm-objcopy/ELF/Inputs/partitions.elf.test | 1 -
.../llvm-objcopy/ELF/binary-output-target.test | 12 +-
.../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 +-
.../test/tools/llvm-objcopy/ELF/many-sections.test | 2 +-
.../tools/llvm-objdump/AArch64/arm64_32-fat.test | 7 -
llvm/test/tools/llvm-objdump/AArch64/arm64_32.s | 8 -
.../AArch64/mach-print-armv8crypto.test | 3 -
.../tools/llvm-objdump/AArch64/macho-arm64e.test | 6 -
.../llvm-objdump/AArch64/macho-fat-arm-disasm.test | 10 -
.../llvm-objdump/AArch64/macho-kextbundle.test | 9 -
.../llvm-objdump/AArch64/macho-link-opt-hints.test | 11 -
.../llvm-objdump/AArch64/macho-print-mrs.test | 3 -
.../AArch64/macho-print-thread-arm64_32.test | 19 -
.../llvm-objdump/AArch64/macho-print-thread.test | 19 -
.../AArch64/macho-symbolized-disassembly.test | 22 -
.../tools/llvm-objdump/AArch64/macho-zerofill.s | 9 -
llvm/test/tools/llvm-objdump/AArch64/plt.test | 60 -
.../test/tools/llvm-objdump/AMDGPU/source-lines.ll | 110 -
llvm/test/tools/llvm-objdump/ARM/it-nv.txt | 10 -
.../llvm-objdump/ARM/macho-arch-armv7m-flag.test | 5 -
.../llvm-objdump/ARM/macho-arm-and-thumb.test | 20 -
.../tools/llvm-objdump/ARM/macho-data-in-code.test | 16 -
.../tools/llvm-objdump/ARM/macho-mattr-arm.test | 5 -
.../tools/llvm-objdump/ARM/macho-mcpu-arm.test | 10 -
.../llvm-objdump/ARM/macho-private-headers.test | 358 -
.../ARM/macho-symbolized-disassembly.test | 8 -
llvm/test/tools/llvm-objdump/ARM/macho-v7m.test | 14 -
.../tools/llvm-objdump/ARM/mh_dylib_header.test | 7 -
llvm/test/tools/llvm-objdump/ARM/reg-names.s | 36 -
.../test/tools/llvm-objdump/ARM/unknown-instr.test | 28 -
llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s | 7 -
.../tools/llvm-objdump/ARM/v6-neg-subfeatures.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v6-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s | 10 -
.../tools/llvm-objdump/ARM/v7a-neg-subfeature.s | 44 -
llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s | 36 -
.../tools/llvm-objdump/ARM/v7m-neg-subfeatures.s | 18 -
llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s | 26 -
llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s | 12 -
llvm/test/tools/llvm-objdump/COFF/eh_frame.test | 2 +-
.../test/tools/llvm-objdump/COFF/file-headers.test | 2 +-
.../{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 | Bin
.../AArch64/elf-aarch64-mapping-symbols.test | 0
.../llvm-objdump/{ => ELF}/AArch64/lit.local.cfg | 0
llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test | 60 +
.../{ => ELF}/AMDGPU/Inputs/source-lines.cl | 0
.../llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg | 0
.../tools/llvm-objdump/ELF/AMDGPU/source-lines.ll | 110 +
.../{ => ELF}/ARM/disassemble-code-data-mix.s | 0
.../{ => ELF}/ARM/invalid-instruction.s | 0
.../llvm-objdump/ELF}/ARM/lit.local.cfg | 0
llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s | 36 +
.../tools/llvm-objdump/ELF/ARM/unknown-instr.test | 28 +
llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s | 10 +
.../test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s | 10 +
.../tools/llvm-objdump/ELF/ARM/v5tej-subarch.s | 7 +
.../llvm-objdump/ELF/ARM/v6-neg-subfeatures.s | 10 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s | 9 +
.../tools/llvm-objdump/ELF/ARM/v6-subfeatures.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s | 9 +
.../test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s | 10 +
.../llvm-objdump/ELF/ARM/v7a-neg-subfeature.s | 44 +
.../tools/llvm-objdump/ELF/ARM/v7a-subfeature.s | 36 +
.../llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s | 18 +
llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s | 10 +
.../tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s | 26 +
.../llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s | 0
llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s | 12 +
.../Hexagon/Inputs/source-interleave-hexagon.c | 0
.../llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg | 0
.../{ => ELF}/Hexagon/source-interleave-hexagon.ll | 0
.../{ => ELF}/Mips/disassemble-all.test | 0
.../llvm-objdump/{ => ELF}/Mips/lit.local.cfg | 0
.../llvm-objdump/{ => ELF}/PowerPC/branch-offset.s | 0
.../llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg | 0
.../llvm-objdump/ELF/call-absolute-symbol.test | 2 +-
llvm/test/tools/llvm-objdump/ELF/file-headers.test | 8 +-
.../AArch64/Inputs/ObjC.exe.macho-aarch64 | Bin
.../AArch64/Inputs/ObjC.obj.macho-aarch64 | Bin
.../{ => MachO}/AArch64/Inputs/arm64_32-fat.o | Bin
.../{ => MachO}/AArch64/Inputs/arm64e.macho.yaml | 0
.../AArch64/Inputs/fat.macho-armv7s-arm64 | Bin
.../AArch64/Inputs/hello.exe.macho-aarch64 | Bin
.../AArch64/Inputs/hello.obj.macho-aarch64 | Bin
.../AArch64/Inputs/kextbundle.macho-aarch64 | Bin
.../AArch64/Inputs/link-opt-hints.macho-aarch64 | Bin
.../Inputs/print-armv8crypto.obj.macho-aarch64 | Bin
.../AArch64/Inputs/print-mrs.obj.macho-aarch64 | Bin
.../AArch64/Inputs/reloc-addend.obj.macho-aarch64 | Bin
.../AArch64/Inputs/thread.macho-aarch64 | Bin
.../AArch64/Inputs/thread.macho-arm64_32 | Bin
.../llvm-objdump/MachO/AArch64/arm64_32-fat.test | 7 +
.../tools/llvm-objdump/MachO/AArch64/arm64_32.s | 8 +
.../llvm-objdump/MachO}/AArch64/lit.local.cfg | 0
.../MachO/AArch64/mach-print-armv8crypto.test | 3 +
.../llvm-objdump/MachO/AArch64/macho-arm64e.test | 6 +
.../MachO/AArch64/macho-fat-arm-disasm.test | 10 +
.../MachO/AArch64/macho-kextbundle.test | 9 +
.../MachO/AArch64/macho-link-opt-hints.test | 11 +
.../MachO/AArch64/macho-print-mrs.test | 3 +
.../MachO/AArch64/macho-print-thread-arm64_32.test | 19 +
.../MachO/AArch64/macho-print-thread.test | 19 +
.../{ => MachO}/AArch64/macho-private-headers.test | 0
.../{ => MachO}/AArch64/macho-reloc-addend.test | 0
.../AArch64/macho-symbolized-disassembly.test | 22 +
.../llvm-objdump/MachO/AArch64/macho-zerofill.s | 9 +
.../{ => MachO}/AArch64/pc-rel-targets.test | 0
.../{ => MachO}/ARM/Inputs/data-in-code.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/divs.macho-armv7s | Bin
.../{ => MachO}/ARM/Inputs/fat-armv7m.o | Bin
.../{ => MachO}/ARM/Inputs/hello.exe.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/hello.obj.macho-arm | Bin
.../llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o | Bin
.../ARM/Inputs/mh_dylib_header.macho-arm | Bin
.../ARM/Inputs/reloc-half.obj.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/thumb.armv7m | Bin
.../llvm-objdump/MachO/ARM/arch-armv7m-flag.test | 5 +
.../llvm-objdump/MachO/ARM/arm-and-thumb.test | 20 +
.../tools/llvm-objdump/MachO/ARM/data-in-code.test | 16 +
llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt | 10 +
.../llvm-objdump/MachO}/ARM/lit.local.cfg | 0
.../tools/llvm-objdump/MachO/ARM/mattr-arm.test | 5 +
.../tools/llvm-objdump/MachO/ARM/mcpu-arm.test | 10 +
.../llvm-objdump/MachO/ARM/mh_dylib_header.test | 7 +
.../ARM/nomcpu-armv7s.test} | 0
.../llvm-objdump/MachO/ARM/private-headers.test | 358 +
.../ARM/reloc-half.test} | 0
.../MachO/ARM/symbolized-disassembly.test | 8 +
.../ARM/symbolized-subtractor.test} | 0
llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test | 14 +
.../{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 | Bin
.../Inputs/Objc1.32bit.exe.macho-i386 | Bin
.../Inputs/Objc1.32bit.obj.macho-i386 | Bin
.../Inputs/Objc2.32bit.exe.macho-i386 | Bin
.../Inputs/Objc2.32bit.obj.macho-i386 | Bin
.../Inputs/Objc2.64bit.exe.macho-x86_64 | Bin
.../Inputs/Objc2.64bit.obj.dylib-x86_64 | Bin
.../Inputs/Objc2.64bit.obj.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/codesig.macho-x86_64 | Bin
.../Inputs/dylibLoadKinds.macho-x86_64 | Bin
.../Inputs/dylibModInit.macho-x86_64 | Bin
.../Inputs/dylibRoutines.macho-x86_64 | Bin
.../Inputs/dylibSubClient.macho-x86_64 | Bin
.../Inputs/dylibSubFramework.macho-x86_64 | Bin
.../Inputs/dylibSubLibrary.macho-x86_64 | Bin
.../Inputs/dylibSubUmbrella.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/exeThread.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/hello-macho-fat | Bin
.../{X86 => MachO}/Inputs/hello-macho-fat.dwarf | Bin
.../{X86 => MachO}/Inputs/hello-macho-thin | Bin
.../{X86 => MachO}/Inputs/hello-macho-thin.dwarf | Bin
.../{X86 => MachO}/Inputs/hello.exe.macho-i386 | Bin
.../{X86 => MachO}/Inputs/hello.exe.macho-x86_64 | Bin
.../Inputs/hello.exe.stripped.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/hello.obj.macho-i386 | Bin
.../{X86 => MachO}/Inputs/hello.obj.macho-x86_64 | Bin
.../Inputs/hello_cpp.exe.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/kextbundle.macho-x86_64 | Bin
.../Inputs/linkerOption.macho-x86_64 | Bin
.../Inputs/macho-disassemble-stab-x86_64 | Bin
.../{X86 => MachO}/Inputs/macho-invalid-bind-entry | Bin
.../Inputs/macho-invalid-linker-command | Bin
.../Inputs/macho-invalid-reloc-section-index | Bin
.../Inputs/macho-invalid-symbol-indr | Bin
.../macho-invalid-symbol-indr-archive-universal | Bin
.../Inputs/macho-invalid-symbol-lib_ordinal | Bin
.../Inputs/macho-invalid-symbol-nsect | Bin
.../Inputs/macho-invalid-symbol-nsect-archive | Bin
.../Inputs/macho-invalid-symbol-strx | Bin
.../Inputs/macho-invalid-symbol-strx-universal | Bin
.../{X86 => MachO}/Inputs/macho-multiple-text | Bin
.../{X86 => MachO}/Inputs/macho-preload-x86_64 | Bin
.../Inputs/macho-universal-archive.x86_64.i386 | Bin
.../Inputs/macho-universal.x86_64.i386 | Bin
.../Inputs/macho-universal64.x86_64.i386 | Bin
.../Inputs/malformed-machos/00000031.a | Bin
.../Inputs/malformed-machos/mem-crup-0001.macho | Bin
.../Inputs/malformed-machos/mem-crup-0006.macho | Bin
.../Inputs/malformed-machos/mem-crup-0010.macho | Bin
.../Inputs/malformed-machos/mem-crup-0040.macho | Bin
.../Inputs/malformed-machos/mem-crup-0080.macho | Bin
.../Inputs/malformed-machos/mem-crup-0261.macho | Bin
.../Inputs/malformed-machos/mem-crup-0337.macho | Bin
.../Inputs/nofirst-symbol.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/note.macho-x86 | Bin
.../{X86 => MachO}/Inputs/objModInit.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 | Bin
.../Inputs/stubbed.dylib.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/thread.macho-i386 | Bin
.../Inputs/truncated-section.dylib.macho-x86_64 | Bin
.../test/tools/llvm-objdump/MachO/LLVM-bundle.test | 2 +-
.../tools/llvm-objdump/MachO/archive-headers.test | 28 +
llvm/test/tools/llvm-objdump/MachO/bad-bind.test | 68 +-
.../test/tools/llvm-objdump/MachO/bad-ordinal.test | 2 +-
llvm/test/tools/llvm-objdump/MachO/bad-trie.test | 24 +-
llvm/test/tools/llvm-objdump/MachO/bind.test | 2 +-
llvm/test/tools/llvm-objdump/MachO/bind2.test | 2 +-
.../tools/llvm-objdump/MachO/build-version.yaml | 57 +
.../llvm-objdump/MachO/compact-unwind-i386.test | 2 +-
.../llvm-objdump/MachO/compact-unwind-x86_64.test | 2 +-
.../tools/llvm-objdump/MachO/cstring-dump.test | 18 +
llvm/test/tools/llvm-objdump/MachO/data-in-code.ll | 45 +
.../llvm-objdump/MachO/dis-no-leading-addr.test | 24 +
.../test/tools/llvm-objdump/MachO/dis-symname.test | 25 +
.../tools/llvm-objdump/MachO/disassemble-all.test | 39 +
.../llvm-objdump/MachO/disassemble-g-dsym.test | 17 +
.../llvm-objdump/MachO/disassemble-kextbundle.test | 9 +
.../tools/llvm-objdump/MachO/disassemble-stab.test | 3 +
.../llvm-objdump/MachO/disassemble-stripped.test | 6 +
llvm/test/tools/llvm-objdump/MachO/dylib.test | 13 +
.../tools/llvm-objdump/MachO/eh_frame-arm64.test | 2 +-
.../tools/llvm-objdump/MachO/exports-trie.test | 4 +-
.../{X86 => MachO}/hex-displacement.test | 0
llvm/test/tools/llvm-objdump/MachO/image-info.test | 7 +
.../tools/llvm-objdump/MachO/indirect-symbols.test | 24 +
.../llvm-objdump/MachO/info-plist-nofollow.test | 10 +
llvm/test/tools/llvm-objdump/MachO/info-plist.test | 11 +
llvm/test/tools/llvm-objdump/MachO/lazy-bind.test | 2 +-
.../X86 => tools/llvm-objdump/MachO}/lit.local.cfg | 0
.../llvm-objdump/MachO/literal-pointers-i386.test | 39 +
.../MachO/literal-pointers-x86_64.test | 40 +
llvm/test/tools/llvm-objdump/MachO/literals.test | 63 +
.../MachO/maccatalyst-build-version.yaml | 54 +
.../llvm-objdump/MachO/macho-objc-meta-data.test | 1101 +
.../tools/llvm-objdump/MachO/malformed-machos.test | 74 +
.../MachO/malformed-unwind-x86_64.test | 2 +-
llvm/test/tools/llvm-objdump/MachO/malformed.test | 2 +-
.../MachO/nofirst-symbol-disassembly.test | 8 +
.../tools/llvm-objdump/MachO/nontext-disasm.test | 9 +
.../tools/llvm-objdump/MachO/objc-meta-data.test | 2 +-
.../llvm-objdump/MachO/preload-relocations.test | 5 +
.../tools/llvm-objdump/MachO/print-thread.test | 11 +
.../tools/llvm-objdump/MachO/private-header.test | 6 +
.../tools/llvm-objdump/MachO/private-headers.test | 556 +
llvm/test/tools/llvm-objdump/MachO/rebase.test | 2 +-
.../test/tools/llvm-objdump/MachO/relocations.test | 9 +
.../tools/llvm-objdump/MachO/section-contents.test | 17 +
.../tools/llvm-objdump/MachO/section-headers.test | 8 +
llvm/test/tools/llvm-objdump/MachO/section.test | 12 +
llvm/test/tools/llvm-objdump/MachO/sections.test | 6 +-
.../MachO/stub-nosyms-disassembly.test | 3 +
.../tools/llvm-objdump/MachO/stubbed-dylib.test | 5 +
.../tools/llvm-objdump/MachO/symbol-table.test | 8 +
.../llvm-objdump/MachO/symbolized-disassembly.test | 44 +
.../MachO/symbolized-subtractor-i386.test | 10 +
.../llvm-objdump/MachO/symbolized-subtractor.test | 10 +
.../llvm-objdump/MachO/truncated-section.test | 7 +
.../llvm-objdump/MachO/universal-x86_64.i386.test | 72 +
.../llvm-objdump/MachO/unwind-info-arm64.test | 2 +-
.../llvm-objdump/MachO/unwind-info-no-relocs.test | 2 +-
.../llvm-objdump/MachO/unwind-info-x86_64.test | 2 +-
.../test/tools/llvm-objdump/MachO/unwind-info.test | 7 +
llvm/test/tools/llvm-objdump/MachO/weak-bind.test | 2 +-
llvm/test/tools/llvm-objdump/PowerPC/lit.local.cfg | 2 +-
.../tools/llvm-objdump/X86/disassemble-align.s | 4 +-
.../llvm-objdump/X86/disassemble-show-raw.test | 2 +-
.../llvm-objdump/X86/elf-disassemble-relocs.test | 2 +-
.../tools/llvm-objdump/X86/elf-disassemble.test | 2 +-
.../X86/function-sections-line-numbers.s | 2 +-
.../X86/invalid-macho-build-version.yaml | 2 +-
.../llvm-objdump/X86/macho-archive-headers.test | 28 -
.../llvm-objdump/X86/macho-build-version.yaml | 57 -
.../tools/llvm-objdump/X86/macho-cstring-dump.test | 18 -
.../tools/llvm-objdump/X86/macho-data-in-code.ll | 45 -
.../X86/macho-dis-no-leading-addr.test | 24 -
.../tools/llvm-objdump/X86/macho-dis-symname.test | 25 -
.../llvm-objdump/X86/macho-disassemble-all.test | 39 -
.../llvm-objdump/X86/macho-disassemble-g-dsym.test | 17 -
.../X86/macho-disassemble-kextbundle.test | 9 -
.../llvm-objdump/X86/macho-disassemble-stab.test | 3 -
.../X86/macho-disassemble-stripped.test | 6 -
llvm/test/tools/llvm-objdump/X86/macho-dylib.test | 13 -
.../tools/llvm-objdump/X86/macho-image-info.test | 7 -
.../llvm-objdump/X86/macho-indirect-symbols.test | 24 -
.../X86/macho-info-plist-nofollow.test | 10 -
.../tools/llvm-objdump/X86/macho-info-plist.test | 11 -
.../X86/macho-literal-pointers-i386.test | 39 -
.../X86/macho-literal-pointers-x86_64.test | 40 -
.../tools/llvm-objdump/X86/macho-literals.test | 63 -
.../X86/macho-maccatalyst-build-version.yaml | 54 -
.../X86/macho-nofirst-symbol-disassembly.test | 8 -
.../llvm-objdump/X86/macho-nontext-disasm.test | 9 -
.../llvm-objdump/X86/macho-objc-meta-data.test | 1101 -
.../X86/macho-preload-relocations.test | 5 -
.../tools/llvm-objdump/X86/macho-print-thread.test | 11 -
.../llvm-objdump/X86/macho-private-header.test | 6 -
.../llvm-objdump/X86/macho-private-headers.test | 556 -
.../tools/llvm-objdump/X86/macho-relocations.test | 9 -
.../llvm-objdump/X86/macho-section-contents.test | 17 -
.../llvm-objdump/X86/macho-section-headers.test | 8 -
.../test/tools/llvm-objdump/X86/macho-section.test | 12 -
.../X86/macho-stub-nosyms-disassembly.test | 3 -
.../tools/llvm-objdump/X86/macho-symbol-table.test | 8 -
.../X86/macho-symbolized-disassembly.test | 44 -
.../X86/macho-symbolized-subtractor-i386.test | 10 -
.../X86/macho-symbolized-subtractor.test | 10 -
.../X86/macho-universal-x86_64.i386.test | 72 -
.../tools/llvm-objdump/X86/macho-unwind-info.test | 7 -
.../tools/llvm-objdump/X86/malformed-machos.test | 74 -
llvm/test/tools/llvm-objdump/X86/plt.test | 6 +-
llvm/test/tools/llvm-objdump/X86/section-index.s | 4 +-
.../test/tools/llvm-objdump/X86/stubbed-dylib.test | 5 -
.../tools/llvm-objdump/X86/truncated-section.test | 7 -
llvm/test/tools/llvm-objdump/archive-headers.test | 2 +-
llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 2 +-
.../test/tools/llvm-objdump/eh_frame_zero_cie.test | 2 +-
llvm/test/tools/llvm-objdump/embedded-source.test | 4 +-
llvm/test/tools/llvm-objdump/file-headers-pe.test | 2 +-
llvm/test/tools/llvm-objdump/invalid-input.test | 4 +-
.../tools/llvm-objdump/malformed-archives.test | 24 +-
.../wasm/file-headers-unsupported.test | 2 +-
llvm/test/tools/llvm-objdump/wasm/wasm.txt | 4 +-
.../tools/llvm-readobj/COFF/Inputs/has-cet.exe | Bin 0 -> 94720 bytes
llvm/test/tools/llvm-readobj/COFF/cetcompat.test | 16 +
llvm/test/tools/llvm-readobj/ELF/all.test | 2 +-
.../llvm-readobj/ELF/amdgpu-elf-definitions.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/basic.test | 2 +-
.../llvm-readobj/ELF/dynamic-no-pt-dynamic.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/file-headers.test | 6 +-
llvm/test/tools/llvm-readobj/ELF/loadname.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/no-action.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/ppc64-glink.test | 2 +-
.../tools/llvm-readobj/ELF/program-headers.test | 4 +-
.../test/tools/llvm-readobj/ELF/reloc-addends.test | 155 +
.../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 368 +-
.../llvm-readobj/ELF/reloc-types-elf-arm.test | 395 +-
.../llvm-readobj/ELF/reloc-types-elf-lanai.test | 20 +-
.../llvm-readobj/ELF/reloc-types-elf-mips.test | 155 +-
.../llvm-readobj/ELF/reloc-types-elf-mips64.test | 359 +-
llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 73 +-
llvm/test/tools/llvm-readobj/archive.test | 4 +-
llvm/test/tools/llvm-readobj/thin-archive.test | 10 +-
llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes
.../tools/obj2yaml/call-graph-profile-section.yaml | 79 +-
llvm/test/tools/obj2yaml/dynamic-section.test | 21 +-
.../test/tools/obj2yaml/elf-ppc64-relocations.yaml | 5 +-
.../tools/obj2yaml/elf-reladyn-section-shinfo.yaml | 11 +-
llvm/test/tools/obj2yaml/missing_symtab.test | 5 -
llvm/test/tools/obj2yaml/no-symbol-reloc.test | 1 -
llvm/test/tools/obj2yaml/rel-rela-section.yaml | 49 +
llvm/test/tools/obj2yaml/relocation-type.yaml | 1 -
llvm/test/tools/obj2yaml/relr-section.yaml | 34 +-
llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +-
.../tools/yaml2obj/ELF/program-header-address.yaml | 15 +-
.../test/tools/yaml2obj/ELF/relocation-addend.yaml | 125 +-
llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +-
llvm/tools/gold/gold-plugin.cpp | 14 +-
llvm/tools/llc/CMakeLists.txt | 1 +
llvm/tools/llc/llc.cpp | 46 +-
llvm/tools/lli/CMakeLists.txt | 1 +
llvm/tools/lli/lli.cpp | 47 +-
llvm/tools/llvm-ar/llvm-ar.cpp | 23 +-
llvm/tools/llvm-dwp/llvm-dwp.cpp | 12 +-
llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +-
llvm/tools/llvm-lto/CMakeLists.txt | 5 +-
llvm/tools/llvm-lto/llvm-lto.cpp | 30 +-
llvm/tools/llvm-lto2/CMakeLists.txt | 1 +
llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +-
llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 +
.../llvm-mc-assemble-fuzzer.cpp | 12 +-
llvm/tools/llvm-mc/CMakeLists.txt | 1 +
llvm/tools/llvm-mc/llvm-mc.cpp | 6 +-
llvm/tools/llvm-mca/llvm-mca.cpp | 8 +-
llvm/tools/llvm-ml/llvm-ml.cpp | 6 +-
llvm/tools/llvm-objdump/llvm-objdump.cpp | 4 +-
llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +-
llvm/tools/llvm-readobj/COFFDumper.cpp | 53 +-
llvm/tools/llvm-readobj/ELFDumper.cpp | 30 +-
llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 5 +-
llvm/tools/lto/CMakeLists.txt | 4 +-
llvm/tools/lto/lto.cpp | 35 +-
llvm/tools/obj2yaml/elf2yaml.cpp | 270 +-
llvm/tools/opt/opt.cpp | 23 +-
llvm/unittests/ADT/CoalescingBitVectorTest.cpp | 76 +-
.../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 175 +
.../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 7 +-
llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +-
llvm/unittests/IR/CMakeLists.txt | 1 +
llvm/unittests/IR/VPIntrinsicTest.cpp | 151 +
llvm/unittests/Support/AlignmentTest.cpp | 7 +
llvm/unittests/Support/Path.cpp | 71 +
.../Transforms/Vectorize/VPlanHCFGTest.cpp | 40 +
llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 32 +-
llvm/utils/TableGen/CodeGenIntrinsics.h | 3 +
llvm/utils/TableGen/CodeGenRegisters.cpp | 4 +-
llvm/utils/TableGen/CodeGenRegisters.h | 2 +-
llvm/utils/TableGen/CodeGenTarget.cpp | 6 +-
llvm/utils/TableGen/IntrinsicEmitter.cpp | 13 +-
llvm/utils/TableGen/RegisterBankEmitter.cpp | 31 +-
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 +
.../secondary/clang/include/clang/Basic/BUILD.gn | 15 +
llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 +
llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 2 +
llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 +
llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 14 +-
.../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 +
llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 5 +
llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 +
.../gn/secondary/llvm/lib/Target/Hexagon/BUILD.gn | 3 -
llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 +
llvm/utils/lit/lit/Test.py | 4 +
llvm/utils/lit/lit/TestRunner.py | 39 +-
llvm/utils/lit/lit/main.py | 2 +-
.../allow-retries/does-not-succeed-within-limit.py | 3 +
llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg | 9 +
.../more-than-one-allow-retries-lines.py | 4 +
.../Inputs/allow-retries/not-a-valid-integer.py | 3 +
.../Inputs/allow-retries/succeeds-within-limit.py | 24 +
.../lit/tests/Inputs/test_retry_attempts/lit.cfg | 10 +
.../lit/tests/Inputs/test_retry_attempts/test.py | 22 +
.../Inputs/testrunner-custom-parsers/test.txt | 3 +
llvm/utils/lit/tests/allow-retries.py | 41 +
llvm/utils/lit/tests/selecting.py | 2 +-
llvm/utils/lit/tests/unit/TestRunner.py | 12 +
llvm/utils/vim/syntax/llvm.vim | 1 +
llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml | 2 +
mlir/cmake/modules/AddMLIR.cmake | 6 +-
mlir/cmake/modules/CMakeLists.txt | 41 +-
mlir/cmake/modules/MLIRConfig.cmake.in | 37 +
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/docs/CreatingADialect.md | 2 +-
mlir/docs/DialectConversion.md | 2 +-
mlir/docs/Dialects/SPIR-V.md | 2 +-
mlir/docs/Dialects/Vector.md | 6 +-
mlir/docs/Interfaces.md | 2 +-
mlir/docs/LangRef.md | 2 +-
mlir/docs/OpDefinitions.md | 2 +-
mlir/docs/QuickstartRewrites.md | 8 +-
mlir/docs/RationaleLinalgDialect.md | 4 +-
mlir/docs/Tutorials/Toy/Ch-3.md | 6 +-
mlir/docs/Tutorials/Toy/Ch-5.md | 6 +-
mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch4/toyc.cpp | 1 -
mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch5/toyc.cpp | 1 -
mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 6 +-
mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch6/toyc.cpp | 1 -
mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 6 +-
mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch7/toyc.cpp | 1 -
mlir/include/mlir/Analysis/CallGraph.h | 3 +
.../Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h | 29 +
.../StandardToLLVM/ConvertStandardToLLVMPass.h | 9 -
.../StandardToStandard/StandardToStandard.h | 31 +
.../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 2 +-
mlir/include/mlir/Dialect/AVX512/AVX512.td | 99 +
mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 31 +
mlir/include/mlir/Dialect/AVX512/CMakeLists.txt | 1 +
.../mlir/Dialect/{Shape => Affine}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Affine/EDSC/Builders.h | 206 +
mlir/include/mlir/Dialect/Affine/EDSC/Intrinsics.h | 32 +
mlir/include/mlir/Dialect/Affine/IR/AffineOps.h | 624 +
mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 510 +
.../{AffineOps => Affine/IR}/AffineOpsBase.td | 0
.../mlir/Dialect/Affine/IR/AffineValueMap.h | 90 +
.../{AffineOps => Affine/IR}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Affine/Passes.h | 48 +
mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 624 -
mlir/include/mlir/Dialect/AffineOps/AffineOps.td | 510 -
.../mlir/Dialect/AffineOps/AffineValueMap.h | 90 -
.../include/mlir/Dialect/AffineOps/EDSC/Builders.h | 206 -
.../mlir/Dialect/AffineOps/EDSC/Intrinsics.h | 32 -
mlir/include/mlir/Dialect/CMakeLists.txt | 7 +-
mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 2 +-
mlir/include/mlir/Dialect/GPU/GPUOps.td | 5 +-
mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 6 +
mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td | 52 +
.../mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h | 30 +
mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 7 +-
mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 58 +-
.../Dialect/LLVMIR/Transforms/LegalizeForExport.h | 34 +
mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 2 +-
.../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 2 +-
.../Linalg/Transforms/LinalgTransformPatterns.td | 12 +-
mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 5 +-
.../Dialect/{QuantOps => Quant}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h | 67 +
mlir/include/mlir/Dialect/Quant/Passes.h | 41 +
mlir/include/mlir/Dialect/Quant/QuantOps.h | 32 +
mlir/include/mlir/Dialect/Quant/QuantOps.td | 284 +
mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 71 +
mlir/include/mlir/Dialect/Quant/QuantTypes.h | 402 +
mlir/include/mlir/Dialect/Quant/QuantizeUtils.h | 61 +
mlir/include/mlir/Dialect/Quant/UniformSupport.h | 218 +
.../mlir/Dialect/QuantOps/FakeQuantSupport.h | 67 -
mlir/include/mlir/Dialect/QuantOps/Passes.h | 41 -
mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 32 -
mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 254 -
mlir/include/mlir/Dialect/QuantOps/QuantOpsBase.td | 71 -
mlir/include/mlir/Dialect/QuantOps/QuantTypes.h | 402 -
mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h | 61 -
.../include/mlir/Dialect/QuantOps/UniformSupport.h | 218 -
mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 31 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 2 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 37 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 10 +
mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 35 +-
mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 2 +-
mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 6 +-
mlir/include/mlir/Dialect/Shape/IR/Shape.h | 3 +-
mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 70 +-
.../Dialect/{VectorOps => Vector}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Vector/EDSC/Builders.h | 53 +
mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h | 25 +
mlir/include/mlir/Dialect/Vector/VectorOps.h | 79 +
mlir/include/mlir/Dialect/Vector/VectorOps.td | 1440 +
.../VectorTransformPatterns.td | 0
.../include/mlir/Dialect/Vector/VectorTransforms.h | 74 +
mlir/include/mlir/Dialect/Vector/VectorUtils.h | 158 +
.../include/mlir/Dialect/VectorOps/EDSC/Builders.h | 53 -
.../mlir/Dialect/VectorOps/EDSC/Intrinsics.h | 25 -
mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 71 -
mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 3 +-
.../mlir/Dialect/VectorOps/VectorTransforms.h | 74 -
mlir/include/mlir/Dialect/VectorOps/VectorUtils.h | 158 -
mlir/include/mlir/IR/AffineExpr.h | 2 +-
mlir/include/mlir/IR/Builders.h | 7 +
mlir/include/mlir/IR/Dialect.h | 31 +-
mlir/include/mlir/IR/DialectHooks.h | 57 +-
mlir/include/mlir/IR/OpBase.td | 10 +
mlir/include/mlir/IR/OpImplementation.h | 5 +-
mlir/include/mlir/IR/PatternMatch.h | 129 +-
mlir/include/mlir/IR/StandardTypes.h | 4 +-
mlir/include/mlir/IR/Types.h | 5 +-
mlir/include/mlir/InitAllDialects.h | 16 +-
mlir/include/mlir/InitAllPasses.h | 12 +-
.../include/mlir/Quantizer/Support/Configuration.h | 2 +-
mlir/include/mlir/Quantizer/Support/Metadata.h | 2 +-
mlir/include/mlir/TableGen/Dialect.h | 10 +
.../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 +
mlir/include/mlir/Transforms/DialectConversion.h | 28 +-
mlir/include/mlir/Transforms/LoopUtils.h | 9 +-
mlir/include/mlir/Transforms/Passes.h | 13 -
mlir/lib/Analysis/AffineAnalysis.cpp | 4 +-
mlir/lib/Analysis/AffineStructures.cpp | 4 +-
mlir/lib/Analysis/CMakeLists.txt | 4 +-
mlir/lib/Analysis/CallGraph.cpp | 17 +
mlir/lib/Analysis/LoopAnalysis.cpp | 4 +-
mlir/lib/Analysis/NestedMatcher.cpp | 2 +-
mlir/lib/Analysis/SliceAnalysis.cpp | 2 +-
mlir/lib/Analysis/Utils.cpp | 4 +-
mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt | 19 +
.../AVX512ToLLVM/ConvertAVX512ToLLVM.cpp | 193 +
.../AffineToStandard/AffineToStandard.cpp | 90 +-
.../lib/Conversion/AffineToStandard/CMakeLists.txt | 2 +-
mlir/lib/Conversion/CMakeLists.txt | 2 +
.../GPUCommon/IndexIntrinsicsOpLowering.h | 6 +-
.../Conversion/GPUCommon/OpToFuncCallLowering.h | 6 +-
.../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 12 +-
.../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 71 +-
.../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 9 +-
.../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 8 +-
.../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 219 +-
mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 65 +-
.../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 14 +-
.../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 10 +-
.../LoopToStandard/ConvertLoopToStandard.cpp | 32 +-
mlir/lib/Conversion/LoopsToGPU/CMakeLists.txt | 2 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 18 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPUPass.cpp | 4 +-
.../StandardToLLVM/ConvertStandardToLLVM.cpp | 239 +-
mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 7 -
.../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 538 +-
.../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 9 +-
.../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 24 +-
.../Conversion/StandardToSPIRV/StandardToSPIRV.td | 53 -
.../Conversion/StandardToStandard/CMakeLists.txt | 13 +
.../StandardToStandard/StandardToStandard.cpp | 49 +
mlir/lib/Conversion/VectorToLLVM/CMakeLists.txt | 2 +-
.../VectorToLLVM/ConvertVectorToLLVM.cpp | 130 +-
.../VectorToLoops/ConvertVectorToLoops.cpp | 16 +-
mlir/lib/Dialect/AVX512/CMakeLists.txt | 15 +
mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp | 35 +
mlir/lib/Dialect/Affine/CMakeLists.txt | 21 +
mlir/lib/Dialect/Affine/EDSC/Builders.cpp | 288 +
mlir/lib/Dialect/Affine/EDSC/CMakeLists.txt | 17 +
mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 2372 ++
mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp | 102 +
mlir/lib/Dialect/Affine/IR/CMakeLists.txt | 18 +
.../Affine/Transforms/AffineDataCopyGeneration.cpp | 268 +
.../Transforms/AffineLoopInvariantCodeMotion.cpp | 238 +
mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt | 21 +
.../Affine/Transforms/SimplifyAffineStructures.cpp | 111 +
mlir/lib/Dialect/AffineOps/AffineOps.cpp | 2372 --
mlir/lib/Dialect/AffineOps/AffineValueMap.cpp | 102 -
mlir/lib/Dialect/AffineOps/CMakeLists.txt | 19 -
mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp | 288 -
mlir/lib/Dialect/CMakeLists.txt | 9 +-
mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +-
.../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 30 +-
.../FxpMathOps/Transforms/UniformKernelUtils.h | 6 +-
.../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +-
mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 22 +
mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp | 36 +
mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 46 +
mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt | 10 +
.../LLVMIR/Transforms/LegalizeForExport.cpp | 73 +
mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 2 +-
mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 4 +-
mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 10 +-
.../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 145 +-
.../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 2 +-
mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 2 +-
mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 2 +-
mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 2 +-
mlir/lib/Dialect/LoopOps/LoopOps.cpp | 6 +
mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt | 2 +-
.../Transforms/ParallelLoopSpecialization.cpp | 2 +-
.../LoopOps/Transforms/ParallelLoopTiling.cpp | 2 +-
.../lib/Dialect/{QuantOps => Quant}/CMakeLists.txt | 0
mlir/lib/Dialect/Quant/IR/QuantOps.cpp | 96 +
mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 355 +
.../Dialect/{QuantOps => Quant}/IR/TypeDetail.h | 0
mlir/lib/Dialect/Quant/IR/TypeParser.cpp | 382 +
mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp | 112 +
.../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 149 +
mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 175 +
mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 148 +
mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp | 102 +
mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 46 -
mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp | 355 -
mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp | 382 -
.../Dialect/QuantOps/Transforms/ConvertConst.cpp | 112 -
.../QuantOps/Transforms/ConvertSimQuant.cpp | 149 -
.../Dialect/QuantOps/Utils/FakeQuantSupport.cpp | 175 -
mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp | 148 -
mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp | 102 -
mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +-
mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 65 +-
mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 91 +-
mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 489 +-
mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 4 +-
mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 49 +-
mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 72 +-
.../DecorateSPIRVCompositeTypeLayoutPass.cpp | 12 +-
.../SPIRV/Transforms/LowerABIAttributesPass.cpp | 66 +-
.../lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp | 62 +-
mlir/lib/Dialect/Shape/CMakeLists.txt | 11 +-
mlir/lib/Dialect/Shape/DialectRegistration.cpp | 13 -
mlir/lib/Dialect/Shape/IR/Shape.cpp | 116 +
mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 102 +-
mlir/lib/Dialect/Vector/CMakeLists.txt | 23 +
mlir/lib/Dialect/Vector/EDSC/Builders.cpp | 41 +
mlir/lib/Dialect/Vector/VectorOps.cpp | 1696 +
mlir/lib/Dialect/Vector/VectorTransforms.cpp | 1359 +
mlir/lib/Dialect/Vector/VectorUtils.cpp | 278 +
mlir/lib/Dialect/VectorOps/CMakeLists.txt | 23 -
mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp | 41 -
mlir/lib/Dialect/VectorOps/VectorOps.cpp | 1663 -
mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 2 +-
mlir/lib/Dialect/VectorOps/VectorUtils.cpp | 2 +-
mlir/lib/IR/AffineExpr.cpp | 34 +-
mlir/lib/IR/AffineMap.cpp | 3 +-
mlir/lib/IR/Builders.cpp | 14 +
mlir/lib/IR/Dialect.cpp | 34 +-
mlir/lib/IR/PatternMatch.cpp | 9 +-
mlir/lib/IR/StandardTypes.cpp | 2 +
mlir/lib/Interfaces/CMakeLists.txt | 12 +-
.../lib/Quantizer/Configurations/FxpMathConfig.cpp | 6 +-
mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +-
.../Transforms/AddDefaultStatsTestPass.cpp | 4 +-
.../Transforms/InferQuantizedTypesPass.cpp | 4 +-
.../Transforms/RemoveInstrumentationPass.cpp | 8 +-
mlir/lib/TableGen/Dialect.cpp | 12 +
mlir/lib/Target/CMakeLists.txt | 17 +
mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 81 +-
mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp | 51 +
mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 19 +-
mlir/lib/Transforms/AffineDataCopyGeneration.cpp | 268 -
.../Transforms/AffineLoopInvariantCodeMotion.cpp | 238 -
mlir/lib/Transforms/CMakeLists.txt | 7 +-
mlir/lib/Transforms/DialectConversion.cpp | 31 +-
mlir/lib/Transforms/Inliner.cpp | 385 +-
mlir/lib/Transforms/LoopFusion.cpp | 2 +-
mlir/lib/Transforms/LoopTiling.cpp | 2 +-
mlir/lib/Transforms/LoopUnroll.cpp | 2 +-
mlir/lib/Transforms/LoopUnrollAndJam.cpp | 2 +-
mlir/lib/Transforms/MemRefDataFlowOpt.cpp | 2 +-
mlir/lib/Transforms/PipelineDataTransfer.cpp | 82 +-
mlir/lib/Transforms/SimplifyAffineStructures.cpp | 108 -
mlir/lib/Transforms/Utils/CMakeLists.txt | 2 +-
mlir/lib/Transforms/Utils/FoldUtils.cpp | 14 +-
mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 2 +-
mlir/lib/Transforms/Utils/LoopUtils.cpp | 104 +-
mlir/lib/Transforms/Utils/Utils.cpp | 2 +-
mlir/lib/Transforms/Vectorize.cpp | 6 +-
.../Conversion/AVX512ToLLVM/convert-to-llvm.mlir | 17 +
mlir/test/Conversion/GPUToSPIRV/if.mlir | 8 +-
mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 14 +-
mlir/test/Conversion/GPUToSPIRV/loop.mlir | 8 +-
mlir/test/Conversion/GPUToSPIRV/simple.mlir | 2 +-
.../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 17 +-
.../StandardToLLVM/convert-to-llvmir.mlir | 13 -
.../Conversion/StandardToSPIRV/std-to-spirv.mlir | 462 +-
.../StandardToSPIRV/std-types-to-spirv.mlir | 597 +
.../StandardToSPIRV/subview-to-spirv.mlir | 9 +
mlir/test/Dialect/AVX512/roundtrip.mlir | 21 +
mlir/test/Dialect/Affine/canonicalize.mlir | 596 +
mlir/test/Dialect/{AffineOps => Affine}/dma.mlir | 0
.../Dialect/{AffineOps => Affine}/inlining.mlir | 0
.../Dialect/{AffineOps => Affine}/invalid.mlir | 0
.../{AffineOps => Affine}/load-store-invalid.mlir | 0
.../Dialect/{AffineOps => Affine}/load-store.mlir | 0
.../memref-stride-calculation.mlir | 0
mlir/test/Dialect/{AffineOps => Affine}/ops.mlir | 0
mlir/test/Dialect/AffineOps/canonicalize.mlir | 596 -
mlir/test/Dialect/GPU/multiple-all-reduce.mlir | 25 +
mlir/test/Dialect/LLVMIR/invalid.mlir | 44 +-
mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 31 +
mlir/test/Dialect/LLVMIR/roundtrip.mlir | 19 +-
mlir/test/Dialect/Linalg/fusion-tensor.mlir | 25 +
.../Dialect/{QuantOps => Quant}/canonicalize.mlir | 0
.../Dialect/{QuantOps => Quant}/convert-const.mlir | 0
.../convert-fakequant-invalid.mlir | 0
.../{QuantOps => Quant}/convert-fakequant.mlir | 0
.../{QuantOps => Quant}/parse-any-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-any.mlir | 0
.../{QuantOps => Quant}/parse-ops-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-ops.mlir | 0
.../{QuantOps => Quant}/parse-uniform-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-uniform.mlir | 0
mlir/test/Dialect/Quant/quant_region.mlir | 101 +
.../Dialect/SPIRV/Transforms/abi-interface.mlir | 36 +
.../Dialect/SPIRV/Transforms/abi-load-store.mlir | 20 +-
mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir | 27 -
mlir/test/Dialect/SPIRV/target-and-abi.mlir | 37 +-
mlir/test/Dialect/Shape/ops.mlir | 58 +
.../{VectorOps => Vector}/canonicalize.mlir | 0
mlir/test/Dialect/Vector/invalid.mlir | 1090 +
mlir/test/Dialect/Vector/ops.mlir | 329 +
.../Dialect/Vector/vector-contract-transforms.mlir | 380 +
.../vector-slices-transforms.mlir | 0
.../{VectorOps => Vector}/vector-transforms.mlir | 0
mlir/test/Dialect/VectorOps/invalid.mlir | 1048 -
mlir/test/Dialect/VectorOps/ops.mlir | 317 -
.../VectorOps/vector-contract-transforms.mlir | 380 -
mlir/test/EDSC/CMakeLists.txt | 8 +-
mlir/test/EDSC/builder-api-test.cpp | 8 +-
mlir/test/IR/affine-map.mlir | 14 +-
mlir/test/IR/invalid.mlir | 4 +-
mlir/test/Target/avx512.mlir | 31 +
mlir/test/Target/import.ll | 14 +-
mlir/test/Target/llvmir-intrinsics.mlir | 16 +
mlir/test/Target/llvmir.mlir | 13 +-
mlir/test/Transforms/inlining-dce.mlir | 53 +
mlir/test/Transforms/pipeline-data-transfer.mlir | 34 +-
mlir/test/Transforms/test-legalizer.mlir | 7 +
.../TestVectorTransformPatterns.td | 4 +-
mlir/test/lib/Dialect/Affine/CMakeLists.txt | 14 +
.../test/lib/Dialect/Affine/TestAffineDataCopy.cpp | 96 +
mlir/test/lib/Dialect/CMakeLists.txt | 1 +
mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 47 +-
mlir/test/lib/TestDialect/CMakeLists.txt | 1 +
mlir/test/lib/TestDialect/TestDialect.cpp | 8 +-
mlir/test/lib/TestDialect/TestDialect.h | 18 +-
mlir/test/lib/TestDialect/TestOps.td | 7 +-
mlir/test/lib/TestDialect/TestPatterns.cpp | 63 +-
mlir/test/lib/Transforms/CMakeLists.txt | 6 +-
mlir/test/lib/Transforms/TestAffineDataCopy.cpp | 96 -
mlir/test/lib/Transforms/TestConstantFold.cpp | 2 +-
mlir/test/lib/Transforms/TestLoopFusion.cpp | 2 +-
mlir/test/lib/Transforms/TestMemRefBoundCheck.cpp | 2 +-
.../lib/Transforms/TestMemRefDependenceCheck.cpp | 2 +-
.../lib/Transforms/TestParallelismDetection.cpp | 2 +-
mlir/test/lib/Transforms/TestVectorTransforms.cpp | 18 +-
.../test/lib/Transforms/TestVectorizationUtils.cpp | 4 +-
.../test/mlir-cuda-runner/multiple-all-reduce.mlir | 64 +
mlir/tools/mlir-opt/CMakeLists.txt | 1 +
mlir/tools/mlir-tblgen/DialectGen.cpp | 59 +-
mlir/tools/mlir-tblgen/RewriterGen.cpp | 81 +-
mlir/tools/mlir-translate/CMakeLists.txt | 2 +
mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 2 +-
.../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 4 +-
.../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 45 +-
.../Dialect/Quant/QuantizationUtilsTest.cpp | 168 +
.../Dialect/QuantOps/QuantizationUtilsTest.cpp | 168 -
openmp/libomptarget/deviceRTLs/CMakeLists.txt | 1 -
openmp/libomptarget/plugins/cuda/CMakeLists.txt | 8 +-
pstl/include/pstl/internal/glue_numeric_defs.h | 2 +-
pstl/include/pstl/internal/glue_numeric_impl.h | 18 +-
pstl/test/std/numerics/numeric.ops/scan.fail.cpp | 38 +
3435 files changed, 177172 insertions(+), 44487 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/llvmlibc/syst [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/llvmlibc/tran [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-sp [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unconventional- [...]
create mode 100644 clang/include/clang/AST/ComputeDependence.h
create mode 100644 clang/include/clang/AST/DependenceFlags.h
delete mode 100644 clang/include/clang/AST/DependencyFlags.h
create mode 100644 clang/include/clang/Basic/BuiltinsSVE.def
create mode 100644 clang/lib/AST/ComputeDependence.cpp
create mode 100644 clang/lib/Sema/UsedDeclVisitor.h
create mode 100644 clang/test/Analysis/std-c-library-functions-arg-constraints.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c
create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1_shortform.c
create mode 100644 clang/test/CodeGen/arm-cde-reinterpret.c
create mode 100644 clang/test/CodeGen/arm-cde-vec.c
create mode 100644 clang/test/CodeGen/arm-cde-vfp.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vaddv.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c
create mode 100644 clang/test/CodeGen/arm-neon-range-checks.c
create mode 100644 clang/test/CodeGen/attr-loader-uninitialized.c
create mode 100644 clang/test/CodeGen/inline-asm-p-constraint.c
create mode 100644 clang/test/CodeGen/mdouble.c
create mode 100644 clang/test/CodeGen/riscv-sdata-module-flag.c
delete mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.cu
create mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.hip
create mode 100644 clang/test/CodeGenCXX/attr-loader-uninitialized.cpp
create mode 100644 clang/test/CodeGenCXX/ms-thunks-ehspec.cpp
create mode 100644 clang/test/CodeGenCXX/thunks-ehspec.cpp
create mode 100644 clang/test/CodeGenCXX/used-decl-visitor.cpp
create mode 100644 clang/test/CodeGenCoroutines/coro-return-voidtype-initlist.cpp
create mode 100644 clang/test/Driver/fmerge-constants.c
create mode 100644 clang/test/Driver/mdouble.c
create mode 100644 clang/test/Driver/memtag.c
create mode 100644 clang/test/Driver/riscv-sdata-warning.c
create mode 100644 clang/test/OpenMP/scan_ast_print.cpp
create mode 100644 clang/test/OpenMP/scan_messages.cpp
create mode 100644 clang/test/OpenMP/target_device_codegen.cpp
create mode 100644 clang/test/Sema/attr-loader-uninitialized.c
create mode 100644 clang/test/Sema/attr-loader-uninitialized.cpp
delete mode 100644 clang/test/Sema/builtins-memcpy-inline.c
create mode 100644 clang/test/Sema/builtins-memcpy-inline.cpp
create mode 100644 clang/test/SemaTemplate/dependent-typos-recovery.cpp
create mode 100644 clang/test/SemaTemplate/subst-into-subst.cpp
create mode 100644 clang/test/SemaTemplate/undeclared-template.cpp
create mode 100644 compiler-rt/test/tsan/pthread_atfork_deadlock2.c
create mode 100644 libc/AOR_v20.02/Makefile
create mode 100644 libc/AOR_v20.02/README.md
create mode 100644 libc/AOR_v20.02/config.mk
create mode 100644 libc/AOR_v20.02/config.mk.dist
create mode 100644 libc/AOR_v20.02/math/Dir.mk
create mode 100644 libc/AOR_v20.02/math/cosf.c
create mode 100644 libc/AOR_v20.02/math/exp.c
create mode 100644 libc/AOR_v20.02/math/exp2.c
create mode 100644 libc/AOR_v20.02/math/exp2f.c
create mode 100644 libc/AOR_v20.02/math/exp2f_data.c
create mode 100644 libc/AOR_v20.02/math/exp_data.c
create mode 100644 libc/AOR_v20.02/math/expf.c
create mode 100644 libc/AOR_v20.02/math/include/mathlib.h
create mode 100644 libc/AOR_v20.02/math/log.c
create mode 100644 libc/AOR_v20.02/math/log2.c
create mode 100644 libc/AOR_v20.02/math/log2_data.c
create mode 100644 libc/AOR_v20.02/math/log2f.c
create mode 100644 libc/AOR_v20.02/math/log2f_data.c
create mode 100644 libc/AOR_v20.02/math/log_data.c
create mode 100644 libc/AOR_v20.02/math/logf.c
create mode 100644 libc/AOR_v20.02/math/logf_data.c
create mode 100644 libc/AOR_v20.02/math/math_config.h
create mode 100644 libc/AOR_v20.02/math/math_err.c
create mode 100644 libc/AOR_v20.02/math/math_errf.c
create mode 100644 libc/AOR_v20.02/math/pow.c
create mode 100644 libc/AOR_v20.02/math/pow_log_data.c
create mode 100644 libc/AOR_v20.02/math/powf.c
create mode 100644 libc/AOR_v20.02/math/powf_log2_data.c
create mode 100644 libc/AOR_v20.02/math/s_cos.c
create mode 100644 libc/AOR_v20.02/math/s_cosf.c
create mode 100644 libc/AOR_v20.02/math/s_exp.c
create mode 100644 libc/AOR_v20.02/math/s_exp2f.c
create mode 100644 libc/AOR_v20.02/math/s_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/s_expf.c
create mode 100644 libc/AOR_v20.02/math/s_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/s_log.c
create mode 100644 libc/AOR_v20.02/math/s_logf.c
create mode 100644 libc/AOR_v20.02/math/s_pow.c
create mode 100644 libc/AOR_v20.02/math/s_powf.c
create mode 100644 libc/AOR_v20.02/math/s_sin.c
create mode 100644 libc/AOR_v20.02/math/s_sinf.c
create mode 100644 libc/AOR_v20.02/math/sincosf.c
create mode 100644 libc/AOR_v20.02/math/sincosf.h
create mode 100644 libc/AOR_v20.02/math/sincosf_data.c
create mode 100644 libc/AOR_v20.02/math/sinf.c
create mode 100644 libc/AOR_v20.02/math/test/mathbench.c
create mode 100644 libc/AOR_v20.02/math/test/mathtest.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/dotest.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/intern.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/main.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/random.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/random.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/types.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.h
create mode 100755 libc/AOR_v20.02/math/test/runulp.sh
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/cosf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2f.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/expf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2f.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/logf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/pow.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/powf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sincosf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sinf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/random/double.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/random/float.tst
create mode 100644 libc/AOR_v20.02/math/test/traces/exp.txt
create mode 100644 libc/AOR_v20.02/math/test/traces/sincosf.txt
create mode 100644 libc/AOR_v20.02/math/test/ulp.c
create mode 100644 libc/AOR_v20.02/math/test/ulp.h
create mode 100644 libc/AOR_v20.02/math/tools/cos.sollya
create mode 100644 libc/AOR_v20.02/math/tools/exp.sollya
create mode 100644 libc/AOR_v20.02/math/tools/exp2.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log2.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log2_abs.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log_abs.sollya
create mode 100755 libc/AOR_v20.02/math/tools/plot.py
create mode 100755 libc/AOR_v20.02/math/tools/remez.jl
create mode 100644 libc/AOR_v20.02/math/tools/sin.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_exp.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_log.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_sin.sollya
create mode 100644 libc/AOR_v20.02/math/v_cos.c
create mode 100644 libc/AOR_v20.02/math/v_cosf.c
create mode 100644 libc/AOR_v20.02/math/v_exp.c
create mode 100644 libc/AOR_v20.02/math/v_exp.h
create mode 100644 libc/AOR_v20.02/math/v_exp2f.c
create mode 100644 libc/AOR_v20.02/math/v_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/v_exp_data.c
create mode 100644 libc/AOR_v20.02/math/v_expf.c
create mode 100644 libc/AOR_v20.02/math/v_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/v_log.c
create mode 100644 libc/AOR_v20.02/math/v_log.h
create mode 100644 libc/AOR_v20.02/math/v_log_data.c
create mode 100644 libc/AOR_v20.02/math/v_logf.c
create mode 100644 libc/AOR_v20.02/math/v_math.h
create mode 100644 libc/AOR_v20.02/math/v_pow.c
create mode 100644 libc/AOR_v20.02/math/v_powf.c
create mode 100644 libc/AOR_v20.02/math/v_sin.c
create mode 100644 libc/AOR_v20.02/math/v_sinf.c
create mode 100644 libc/AOR_v20.02/math/vn_cos.c
create mode 100644 libc/AOR_v20.02/math/vn_cosf.c
create mode 100644 libc/AOR_v20.02/math/vn_exp.c
create mode 100644 libc/AOR_v20.02/math/vn_exp2f.c
create mode 100644 libc/AOR_v20.02/math/vn_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/vn_expf.c
create mode 100644 libc/AOR_v20.02/math/vn_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/vn_log.c
create mode 100644 libc/AOR_v20.02/math/vn_logf.c
create mode 100644 libc/AOR_v20.02/math/vn_pow.c
create mode 100644 libc/AOR_v20.02/math/vn_powf.c
create mode 100644 libc/AOR_v20.02/math/vn_sin.c
create mode 100644 libc/AOR_v20.02/math/vn_sinf.c
create mode 100644 libc/AOR_v20.02/networking/Dir.mk
create mode 100644 libc/AOR_v20.02/networking/aarch64/chksum_simd.c
create mode 100644 libc/AOR_v20.02/networking/arm/chksum_simd.c
create mode 100644 libc/AOR_v20.02/networking/chksum.c
create mode 100644 libc/AOR_v20.02/networking/chksum_common.h
create mode 100644 libc/AOR_v20.02/networking/include/networking.h
create mode 100644 libc/AOR_v20.02/networking/test/chksum.c
create mode 100644 libc/AOR_v20.02/string/Dir.mk
create mode 100644 libc/AOR_v20.02/string/aarch64/check-arch.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memchr.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memset.S
create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-mte.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-mte.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr.S
create mode 100644 libc/AOR_v20.02/string/arm/check-arch.S
create mode 100644 libc/AOR_v20.02/string/arm/memchr.S
create mode 100644 libc/AOR_v20.02/string/arm/memcpy.S
create mode 100644 libc/AOR_v20.02/string/arm/memset.S
create mode 100644 libc/AOR_v20.02/string/arm/strcmp-armv6m.S
create mode 100644 libc/AOR_v20.02/string/arm/strcmp.S
create mode 100644 libc/AOR_v20.02/string/arm/strcpy.c
create mode 100644 libc/AOR_v20.02/string/arm/strlen-armv6t2.S
create mode 100644 libc/AOR_v20.02/string/asmdefs.h
create mode 100644 libc/AOR_v20.02/string/include/stringlib.h
create mode 100644 libc/AOR_v20.02/string/test/memchr.c
create mode 100644 libc/AOR_v20.02/string/test/memcmp.c
create mode 100644 libc/AOR_v20.02/string/test/memcpy.c
create mode 100644 libc/AOR_v20.02/string/test/memmove.c
create mode 100644 libc/AOR_v20.02/string/test/memset.c
create mode 100644 libc/AOR_v20.02/string/test/stpcpy.c
create mode 100644 libc/AOR_v20.02/string/test/strchr.c
create mode 100644 libc/AOR_v20.02/string/test/strchrnul.c
create mode 100644 libc/AOR_v20.02/string/test/strcmp.c
create mode 100644 libc/AOR_v20.02/string/test/strcpy.c
create mode 100644 libc/AOR_v20.02/string/test/strlen.c
create mode 100644 libc/AOR_v20.02/string/test/strncmp.c
create mode 100644 libc/AOR_v20.02/string/test/strnlen.c
create mode 100644 libc/AOR_v20.02/string/test/strrchr.c
create mode 100644 libc/AOR_v20.02/string/x86_64/check-arch.S
delete mode 100644 libc/cmake/modules/cpu_features/check_avx.cpp
delete mode 100644 libc/cmake/modules/cpu_features/check_avx512f.cpp
create mode 100644 libc/cmake/modules/cpu_features/check_cpu_features.cpp.in
delete mode 100644 libc/cmake/modules/cpu_features/check_sse.cpp
delete mode 100644 libc/cmake/modules/cpu_features/check_sse2.cpp
create mode 100644 libc/src/math/round.cpp
rename libc/src/math/{round => }/round.h (100%)
delete mode 100644 libc/src/math/round/CMakeLists.txt
delete mode 100644 libc/src/math/round/round.cpp
rename libc/src/math/{round => }/round_redirector.cpp (100%)
create mode 100644 libc/src/signal/linux/__restore.cpp
create mode 100644 libc/src/signal/linux/sigaction.cpp
create mode 100644 libc/src/signal/sigaction.h
create mode 100644 libc/src/string/memcpy.cpp
create mode 100644 libc/src/string/memcpy.h
create mode 100644 libc/src/string/memcpy_arch_specific.h.def
create mode 100644 libc/src/string/memory_utils/memcpy_utils.h
create mode 100644 libc/src/string/x86/CMakeLists.txt
create mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc
create mode 100644 libc/test/src/signal/sigaction_test.cpp
create mode 100644 libc/test/src/string/memcpy_test.cpp
create mode 100644 libc/test/src/string/memory_utils/memcpy_utils_test.cpp
create mode 100644 libcxx/test/libcxx/selftest/test.file_dependencies.sh.cpp
create mode 100644 libcxx/utils/docker/debian9/buildbot/Dockerfile
create mode 100644 libcxx/utils/docker/debian9/buildbot/buildbot-auth.json
create mode 100644 libcxx/utils/docker/debian9/buildbot/docker-compose.yml
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-gcloud-agents.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-packages.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/run_buildbot.sh
delete mode 100644 libcxx/utils/docker/debian9/compilers.yml
delete mode 100644 libcxx/utils/docker/debian9/compilers/clang.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/compiler-zoo.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/gcc.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/docker-compose.yml
delete mode 100644 libcxx/utils/docker/debian9/llvm-buildbot-worker.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/llvm-builder-base.Dockerfile
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_gcc_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_llvm_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/docker_start_buildbots.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/run_buildbot.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/install_clang_packages.sh
delete mode 100644 lld/test/ELF/linkerscript/at-self-reference.s
delete mode 100644 lld/test/ELF/linkerscript/symbol-conflict.s
delete mode 100644 lldb/source/Host/netbsd/Host.cpp
create mode 100644 lldb/source/Host/netbsd/HostNetBSD.cpp
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/Makefile
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/TestZerothFrame.py
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/main.c
copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...]
create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...]
create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c
create mode 100644 lldb/test/Shell/SymbolFile/DWARF/dwo-type-in-main-file.s
create mode 100644 llvm/docs/loop-terminology-guarded-loop.png
create mode 100644 llvm/docs/loop-terminology-initial-loop.png
create mode 100644 llvm/docs/loop-terminology-rotated-loop.png
create mode 100644 llvm/examples/OrcV2Examples/LLJITWithGDBRegistrationListener/CM [...]
create mode 100644 llvm/examples/OrcV2Examples/LLJITWithGDBRegistrationListener/LL [...]
create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h
delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFGraph.h (100%)
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFLiveness.h (100%)
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFRegisters.h (100%)
create mode 100644 llvm/include/llvm/IR/VPIntrinsics.def
create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h
delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc
create mode 100644 llvm/lib/CodeGen/BBSectionsPrepare.cpp
create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp
create mode 100644 llvm/lib/CodeGen/RDFGraph.cpp
create mode 100644 llvm/lib/CodeGen/RDFLiveness.cpp
create mode 100644 llvm/lib/CodeGen/RDFRegisters.cpp
create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFGraph.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFLiveness.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFRegisters.cpp
delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt
delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt
rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%)
rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%)
create mode 100644 llvm/test/Analysis/MemorySSA/scalable-vec.ll
create mode 100644 llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll
delete mode 100644 llvm/test/Analysis/ValueTracking/known-signbit-shift.ll
create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-undef.mir
create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-trunc-build-vec.ll
create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-iterative.mir
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scal [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-shifts-merging.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-trunc.mir
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.a [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.dim.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/cc-update.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/indirect-call.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir
create mode 100755 llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll
delete mode 100644 llvm/test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll
create mode 100644 llvm/test/CodeGen/ARM/indvar-cost.ll
create mode 100644 llvm/test/CodeGen/ARM/indvar-unroll-imm-cost.ll
create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills-exceptions.ll
create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills.ll
create mode 100644 llvm/test/CodeGen/Generic/csw-debug-assert.ll
delete mode 100644 llvm/test/CodeGen/MIR/AMDGPU/mfi-parse-error-scratch-wave-offse [...]
delete mode 100644 llvm/test/CodeGen/MIR/AMDGPU/mfi-scratch-wave-offset-reg-class.mir
delete mode 100644 llvm/test/CodeGen/PowerPC/aix-byval-param.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll
create mode 100644 llvm/test/CodeGen/PowerPC/ifcvt.mir
create mode 100644 llvm/test/CodeGen/RISCV/fp-imm.ll
create mode 100644 llvm/test/CodeGen/SystemZ/vec-move-23.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-gpr.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vec.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vfp.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-float16regloops.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-float32regloops.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll
create mode 100644 llvm/test/CodeGen/WebAssembly/swiftcc.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-cold.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-directjumps.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-eh.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-labels.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-list.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-listbb.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-parse.mir
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-print.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections.ll
delete mode 100644 llvm/test/CodeGen/X86/cfi-epilogue-with-return.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-epilogue-without-return.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-inserter-callee-save-register.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-csr.mir
create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll
create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll
create mode 100644 llvm/test/DebugInfo/AArch64/dbgcall-site-float-entry-value.ll
delete mode 100644 llvm/test/DebugInfo/AMDGPU/register-mapping.s
create mode 100644 llvm/test/DebugInfo/MIR/X86/callsite-stack-value.mir
create mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll
create mode 100644 llvm/test/DebugInfo/X86/pr45181.ll
create mode 100644 llvm/test/MC/Mips/mips3d/valid.s
delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-1.s
delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-2.s
delete mode 100644 llvm/test/MC/X86/align-branch-32-1a.s
create mode 100644 llvm/test/MC/X86/align-branch-32-work.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1b.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1c.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1d.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2b.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2c.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-3a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-4a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-5a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-6a.s
create mode 100644 llvm/test/MC/X86/align-branch-64-align.s
rename llvm/test/MC/X86/{align-branch-64.s => align-branch-64-basic.s} (100%)
rename llvm/test/MC/X86/{align-branch-64-7a.s => align-branch-64-bundle.s} (100%)
create mode 100644 llvm/test/MC/X86/align-branch-64-fused.s
create mode 100644 llvm/test/MC/X86/align-branch-64-general.s
create mode 100644 llvm/test/MC/X86/align-branch-64-hardcode.s
create mode 100644 llvm/test/MC/X86/align-branch-64-mixed.s
create mode 100644 llvm/test/MC/X86/align-branch-64-necessary.s
create mode 100644 llvm/test/MC/X86/align-branch-64-relax-all.s
create mode 100644 llvm/test/MC/X86/align-branch-64-section-size.s
create mode 100644 llvm/test/MC/X86/align-branch-64-single.s
rename llvm/test/{CodeGen => MC}/X86/align-branch-boundary-default.s (100%)
create mode 100644 llvm/test/MC/X86/align-branch-variant-symbol.s
create mode 100644 llvm/test/MC/X86/align-via-padding.s
create mode 100644 llvm/test/MC/X86/prefix-padding-32.s
create mode 100644 llvm/test/MC/X86/prefix-padding-64.s
create mode 100644 llvm/test/MC/X86/relax-offset.s
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memset-unknown-sizes.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-multipath.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-overlap.ll
create mode 100644 llvm/test/Transforms/InstCombine/call-returned.ll
create mode 100644 llvm/test/Transforms/InstCombine/ctpop-cttz.ll
create mode 100644 llvm/test/Transforms/InstCombine/known-signbit-shift.ll
create mode 100644 llvm/test/Transforms/InstCombine/vscale_alloca.ll
create mode 100644 llvm/test/Transforms/JumpThreading/PR44611-across-header-hang.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/store-to-memset-is-nonzero-type.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/vscale-memset.ll
create mode 100644 llvm/test/Transforms/Reassociate/cse-pairs.ll
create mode 100644 llvm/test/Transforms/SCCP/binaryops-range-special-cases.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-phis.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll
create mode 100644 llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll
create mode 100644 llvm/test/Transforms/SCCP/phis.ll
create mode 100644 llvm/test/Transforms/SimplifyCFG/PowerPC/prefer-fma.ll
create mode 100644 llvm/test/Verifier/vp-intrinsics.ll
create mode 100644 llvm/test/tools/llvm-ar/lto-kind-from-triple.test
create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_expr_convert_generic.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32-fat.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/mach-print-armv8crypto.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-arm64e.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-fat-arm-disasm.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-kextbundle.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-link-opt-hints.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-mrs.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread-arm64_32.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-zerofill.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/plt.test
delete mode 100644 llvm/test/tools/llvm-objdump/AMDGPU/source-lines.ll
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/it-nv.txt
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arch-armv7m-flag.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arm-and-thumb.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-data-in-code.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mattr-arm.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mcpu-arm.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-private-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-v7m.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/mh_dylib_header.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/reg-names.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/unknown-instr.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-neg-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-neg-subfeature.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-neg-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/elf-aarch64-mapping-symbols. [...]
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test
rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/Inputs/source-lines.cl (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/AMDGPU/source-lines.ll
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/disassemble-code-data-mix.s (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/invalid-instruction.s (100%)
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/ELF}/ARM/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/unknown-instr.test
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5tej-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-neg-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-neg-subfeature.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-subfeature.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/Inputs/source-interleave-hex [...]
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/source-interleave-hexagon.ll (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/disassemble-all.test (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/branch-offset.s (100%)
copy llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.exe.macho-aarc [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.obj.macho-aarc [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64_32-fat.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64e.macho.yaml (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/fat.macho-armv7s-ar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.exe.macho-aar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.obj.macho-aar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/kextbundle.macho-aa [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/link-opt-hints.mach [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-armv8crypto.o [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-mrs.obj.macho [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/reloc-addend.obj.ma [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-aarch6 [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-arm64_ [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32-fat.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32.s
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/AArch64/lit.local. [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/mach-print-armv8crypto.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-arm64e.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-fat-arm-disasm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-kextbundle.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-link-opt-hints.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-mrs.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread-a [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread.test
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-private-headers.test (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-reloc-addend.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-symbolized-dis [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-zerofill.s
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/pc-rel-targets.test (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/data-in-code.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/divs.macho-armv7s (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/fat-armv7m.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.exe.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.obj.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/mh_dylib_header.macho-a [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/reloc-half.obj.macho-ar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/thumb.armv7m (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arch-armv7m-flag.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arm-and-thumb.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/data-in-code.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/ARM/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mattr-arm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mcpu-arm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mh_dylib_header.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-nomcpu-armv7s.test => MachO/ARM/nom [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/private-headers.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-reloc-half.test => MachO/ARM/reloc- [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/symbolized-disassembly.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-symbolized-subtractor.test => MachO [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.exe.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.obj.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.exe.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.obj.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.exe.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.dylib-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/codesig.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibLoadKinds.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibModInit.macho-x86_6 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibRoutines.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubClient.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubFramework.macho- [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubLibrary.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubUmbrella.macho-x [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/exeThread.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat.dwarf (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin.dwarf (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.stripped.macho [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello_cpp.exe.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/kextbundle.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/linkerOption.macho-x86_6 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-disassemble-stab-x [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-bind-entry (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-linker-com [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-reloc-sect [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-lib [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-multiple-text (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-preload-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal-archive. [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal.x86_64.i [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal64.x86_64 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/0000003 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/nofirst-symbol.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/note.macho-x86 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/objModInit.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stubbed.dylib.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/thread.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/truncated-section.dylib. [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/archive-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/build-version.yaml
create mode 100644 llvm/test/tools/llvm-objdump/MachO/cstring-dump.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/data-in-code.ll
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-no-leading-addr.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-symname.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-all.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-g-dsym.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-kextbundle.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stab.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stripped.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dylib.test
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/hex-displacement.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/image-info.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/indirect-symbols.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist-nofollow.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist.test
copy llvm/test/{Analysis/CostModel/X86 => tools/llvm-objdump/MachO}/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-x86_64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literals.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/maccatalyst-build-version.yaml
create mode 100644 llvm/test/tools/llvm-objdump/MachO/macho-objc-meta-data.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-machos.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/nofirst-symbol-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/nontext-disasm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/preload-relocations.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/print-thread.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-header.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/relocations.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-contents.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/stub-nosyms-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/stubbed-dylib.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbol-table.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor-i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/truncated-section.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/universal-x86_64.i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-archive-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-build-version.yaml
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-cstring-dump.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-data-in-code.ll
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-no-leading-addr.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-symname.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-all.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-g-dsym.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-kextbundle.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stab.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stripped.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dylib.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-image-info.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-indirect-symbols.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist-nofollow.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-x86_64.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literals.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-maccatalyst-build-version.yaml
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nofirst-symbol-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nontext-disasm.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-objc-meta-data.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-preload-relocations.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-print-thread.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-header.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-relocations.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-contents.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-stub-nosyms-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbol-table.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor-i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-universal-x86_64.i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-unwind-info.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/malformed-machos.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/stubbed-dylib.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/truncated-section.test
create mode 100644 llvm/test/tools/llvm-readobj/COFF/Inputs/has-cet.exe
create mode 100644 llvm/test/tools/llvm-readobj/COFF/cetcompat.test
create mode 100644 llvm/test/tools/llvm-readobj/ELF/reloc-addends.test
delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o
delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test
create mode 100644 llvm/test/tools/obj2yaml/rel-rela-section.yaml
create mode 100644 llvm/unittests/IR/VPIntrinsicTest.cpp
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/does-not-succeed-with [...]
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/more-than-one-allow-r [...]
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/not-a-valid-integer.py
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/succeeds-within-limit.py
create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/lit.cfg
create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/test.py
create mode 100644 llvm/utils/lit/tests/allow-retries.py
create mode 100644 mlir/cmake/modules/MLIRConfig.cmake.in
create mode 100644 mlir/include/mlir/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h
create mode 100644 mlir/include/mlir/Conversion/StandardToStandard/StandardToStandard.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512.td
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/CMakeLists.txt
copy mlir/include/mlir/Dialect/{Shape => Affine}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/EDSC/Builders.h
create mode 100644 mlir/include/mlir/Dialect/Affine/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineOps.h
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineOps.td
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineOpsBase.td (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineValueMap.h
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/Passes.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineOps.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineOps.td
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineValueMap.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/EDSC/Builders.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/Transforms/LegalizeForExport.h
rename mlir/include/mlir/Dialect/{QuantOps => Quant}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h
create mode 100644 mlir/include/mlir/Dialect/Quant/Passes.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.td
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOpsBase.td
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantTypes.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantizeUtils.h
create mode 100644 mlir/include/mlir/Dialect/Quant/UniformSupport.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/FakeQuantSupport.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/Passes.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.td
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOpsBase.td
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantTypes.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/UniformSupport.h
rename mlir/include/mlir/Dialect/{VectorOps => Vector}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Builders.h
create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.td
rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransformPatterns.td (100%)
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorTransforms.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorUtils.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Builders.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Intrinsics.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorTransforms.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorUtils.h
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.cpp
delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.td
create mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt
create mode 100644 mlir/lib/Conversion/StandardToStandard/StandardToStandard.cpp
create mode 100644 mlir/lib/Dialect/AVX512/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp
create mode 100644 mlir/lib/Dialect/Affine/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/Affine/EDSC/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/IR/AffineOps.cpp
create mode 100644 mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp
create mode 100644 mlir/lib/Dialect/Affine/IR/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/Transforms/AffineDataCopyGeneration.cpp
create mode 100644 mlir/lib/Dialect/Affine/Transforms/AffineLoopInvariantCodeMotion.cpp
create mode 100644 mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/Transforms/SimplifyAffineStructures.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/AffineOps.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/AffineValueMap.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/CMakeLists.txt
delete mode 100644 mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp
create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/LegalizeForExport.cpp
rename mlir/lib/Dialect/{QuantOps => Quant}/CMakeLists.txt (100%)
create mode 100644 mlir/lib/Dialect/Quant/IR/QuantOps.cpp
create mode 100644 mlir/lib/Dialect/Quant/IR/QuantTypes.cpp
rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeDetail.h (100%)
create mode 100644 mlir/lib/Dialect/Quant/IR/TypeParser.cpp
create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp
create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertSimQuant.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertConst.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertSimQuant.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/FakeQuantSupport.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp
delete mode 100644 mlir/lib/Dialect/Shape/DialectRegistration.cpp
create mode 100644 mlir/lib/Dialect/Shape/IR/Shape.cpp
create mode 100644 mlir/lib/Dialect/Vector/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Vector/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorOps.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorTransforms.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorUtils.cpp
delete mode 100644 mlir/lib/Dialect/VectorOps/CMakeLists.txt
delete mode 100644 mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp
delete mode 100644 mlir/lib/Dialect/VectorOps/VectorOps.cpp
create mode 100644 mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp
delete mode 100644 mlir/lib/Transforms/AffineDataCopyGeneration.cpp
delete mode 100644 mlir/lib/Transforms/AffineLoopInvariantCodeMotion.cpp
delete mode 100644 mlir/lib/Transforms/SimplifyAffineStructures.cpp
create mode 100644 mlir/test/Conversion/AVX512ToLLVM/convert-to-llvm.mlir
create mode 100644 mlir/test/Conversion/StandardToSPIRV/std-types-to-spirv.mlir
create mode 100644 mlir/test/Dialect/AVX512/roundtrip.mlir
create mode 100644 mlir/test/Dialect/Affine/canonicalize.mlir
rename mlir/test/Dialect/{AffineOps => Affine}/dma.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/inlining.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/invalid.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/load-store-invalid.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/load-store.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/memref-stride-calculation.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/ops.mlir (100%)
delete mode 100644 mlir/test/Dialect/AffineOps/canonicalize.mlir
create mode 100644 mlir/test/Dialect/GPU/multiple-all-reduce.mlir
create mode 100644 mlir/test/Dialect/LLVMIR/legalize-for-export.mlir
rename mlir/test/Dialect/{QuantOps => Quant}/canonicalize.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-const.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-any-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-any.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform.mlir (100%)
create mode 100644 mlir/test/Dialect/Quant/quant_region.mlir
create mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-interface.mlir
delete mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir
create mode 100644 mlir/test/Dialect/Shape/ops.mlir
rename mlir/test/Dialect/{VectorOps => Vector}/canonicalize.mlir (100%)
create mode 100644 mlir/test/Dialect/Vector/invalid.mlir
create mode 100644 mlir/test/Dialect/Vector/ops.mlir
create mode 100644 mlir/test/Dialect/Vector/vector-contract-transforms.mlir
rename mlir/test/Dialect/{VectorOps => Vector}/vector-slices-transforms.mlir (100%)
rename mlir/test/Dialect/{VectorOps => Vector}/vector-transforms.mlir (100%)
delete mode 100644 mlir/test/Dialect/VectorOps/invalid.mlir
delete mode 100644 mlir/test/Dialect/VectorOps/ops.mlir
delete mode 100644 mlir/test/Dialect/VectorOps/vector-contract-transforms.mlir
create mode 100644 mlir/test/Target/avx512.mlir
create mode 100644 mlir/test/Transforms/inlining-dce.mlir
create mode 100644 mlir/test/lib/Dialect/Affine/CMakeLists.txt
create mode 100644 mlir/test/lib/Dialect/Affine/TestAffineDataCopy.cpp
delete mode 100644 mlir/test/lib/Transforms/TestAffineDataCopy.cpp
create mode 100644 mlir/test/mlir-cuda-runner/multiple-all-reduce.mlir
create mode 100644 mlir/unittests/Dialect/Quant/QuantizationUtilsTest.cpp
delete mode 100644 mlir/unittests/Dialect/QuantOps/QuantizationUtilsTest.cpp
create mode 100644 pstl/test/std/numerics/numeric.ops/scan.fail.cpp
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3 updated (4315f45c93 -> b8de7980c0)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3
in repository toolchain/ci/glibc.
from 4315f45c93 manual: Fix inconsistent declaration of wcsrchr [BZ #24655]
adds 28b4928b1b Fix nscd/cachedumper.c compile errors
adds cbd1569904 nscd/cachedumper.c : fix whitespace
adds 49348beafe Fix build with GCC 10 when long double = double.
adds 1fabdb9908 x86: Remove ARCH_CET_LEGACY_BITMAP [BZ #25397]
adds 649fdf039b oc_FR locale: Fix spelling of Thursday (bug 25639)
adds 4bad2e014e m68k: Remove mathinline.h
adds a2ce37b564 math: Remove mathinline
adds a8ce822234 Remove __LIBC_INTERNAL_MATH_INLINES
adds 1c15464ca0 math: Remove inline math tests
adds 39a05214fe Add NEWS entry for CVE-2020-1752 (bug 25414)
adds 3cc4a8367c stdio: Remove memory leak from multibyte convertion [BZ#25691]
adds 910a835dc9 stdio: Add tests for printf multibyte convertion leak [BZ#25691]
adds b8de7980c0 Extended Char Intro: Use getwc in example (Bug 25626)
No new revisions were added by this update.
Summary of changes:
NEWS | 3 +
bits/mathinline.h | 12 -
localedata/locales/oc_FR | 2 +-
manual/charset.texi | 2 +-
math/Makefile | 160 +-
math/README.libm-test | 33 +-
math/auto-libm-test-in | 124 +-
math/auto-libm-test-out-acosh | 826 +-
math/auto-libm-test-out-asinh | 276 +-
math/auto-libm-test-out-atanh | 1590 ++--
math/auto-libm-test-out-cosh | 2244 ++---
math/auto-libm-test-out-hypot | 9442 ++++++++++----------
math/auto-libm-test-out-sinh | 1260 +--
math/gen-auto-libm-tests.c | 8 +-
math/gen-libm-test.py | 5 +-
math/libm-test-asinh.inc | 4 +-
math/libm-test-atanh.inc | 4 +-
math/libm-test-cosh.inc | 4 +-
math/libm-test-driver.c | 7 -
math/libm-test-exp.inc | 4 +-
math/libm-test-expm1.inc | 4 +-
math/libm-test-hypot.inc | 32 +-
math/libm-test-pow.inc | 118 +-
math/libm-test-sinh.inc | 4 +-
math/libm-test-support.c | 8 +-
math/libm-test-support.h | 2 -
math/libm-test-tanh.inc | 4 +-
math/math.h | 6 -
math/test-double-vlen2.h | 1 -
math/test-double-vlen4.h | 1 -
math/test-double-vlen8.h | 1 -
math/test-double.h | 1 -
math/test-float-vlen16.h | 1 -
math/test-float-vlen4.h | 1 -
math/test-float-vlen8.h | 1 -
math/test-float.h | 1 -
math/test-float128.h | 2 -
math/test-float32.h | 1 -
math/test-float32x.h | 1 -
math/test-float64.h | 1 -
math/test-float64x.h | 2 -
math/test-ldouble.h | 3 -
math/test-math-inline.h | 26 -
math/test-math-no-inline.h | 23 -
math/test-signgam-main.c | 1 -
nscd/cachedumper.c | 22 +-
stdio-common/Makefile | 9 +-
stdio-common/tst-printf-bz25691.c | 108 +
stdio-common/vfprintf-internal.c | 324 +-
sysdeps/aarch64/libm-test-ulps | 840 --
sysdeps/alpha/fpu/libm-test-ulps | 837 --
sysdeps/arm/libm-test-ulps | 552 --
sysdeps/csky/fpu/libm-test-ulps | 536 --
sysdeps/csky/nofpu/libm-test-ulps | 554 --
sysdeps/hppa/fpu/libm-test-ulps | 586 --
sysdeps/i386/fpu/libm-test-ulps | 1095 ---
sysdeps/i386/i686/fpu/multiarch/libm-test-ulps | 1086 ---
sysdeps/ia64/fpu/libm-test-ulps | 911 --
sysdeps/ieee754/ldbl-128ibm-compat/Makefile | 2 -
sysdeps/m68k/coldfire/fpu/libm-test-ulps | 68 -
sysdeps/m68k/m680x0/fpu/bits/mathinline.h | 378 -
sysdeps/m68k/m680x0/fpu/libm-test-ulps | 584 --
sysdeps/m68k/m680x0/fpu/mathimpl.h | 224 +
sysdeps/m68k/m680x0/fpu/s_atan_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_ceil_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_fabs_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_floor_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_isinf.c | 1 +
sysdeps/m68k/m680x0/fpu/s_log1p.c | 1 +
sysdeps/m68k/m680x0/fpu/s_lrint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_nearbyint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_rint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_scalbn.c | 2 +
sysdeps/m68k/m680x0/fpu/s_sincos_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_tanh_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_trunc_template.c | 1 +
sysdeps/microblaze/libm-test-ulps | 124 -
sysdeps/mips/mips32/libm-test-ulps | 552 --
sysdeps/mips/mips64/libm-test-ulps | 837 --
sysdeps/nios2/libm-test-ulps | 128 -
sysdeps/powerpc/fpu/libm-test-ulps | 1135 ---
sysdeps/powerpc/nofpu/libm-test-ulps | 862 --
sysdeps/powerpc/powerpc64/le/Makefile | 4 +-
sysdeps/riscv/nofpu/libm-test-ulps | 813 --
sysdeps/riscv/rv64/rvd/libm-test-ulps | 822 --
sysdeps/s390/fpu/libm-test-ulps | 817 --
sysdeps/sh/libm-test-ulps | 265 -
sysdeps/sparc/fpu/libm-test-ulps | 837 --
sysdeps/unix/sysv/linux/x86/dl-cet.h | 20 -
sysdeps/unix/sysv/linux/x86/include/asm/prctl.h | 5 -
sysdeps/x86/Makefile | 9 +-
sysdeps/x86/dl-cet.c | 217 +-
sysdeps/x86/dl-procruntime.c | 11 -
sysdeps/x86/tst-cet-legacy-4.c | 19 +-
sysdeps/x86/tst-cet-legacy-5.c | 3 +-
sysdeps/x86/tst-cet-legacy-6.c | 3 +-
.../x86/tst-cet-legacy-7.c | 26 +-
.../tst-cet-legacy-8.c} | 50 +-
sysdeps/x86_64/fpu/libm-test-ulps | 1116 ---
99 files changed, 8781 insertions(+), 24880 deletions(-)
delete mode 100644 bits/mathinline.h
delete mode 100644 math/test-math-inline.h
delete mode 100644 math/test-math-no-inline.h
create mode 100644 stdio-common/tst-printf-bz25691.c
delete mode 100644 sysdeps/m68k/m680x0/fpu/bits/mathinline.h
copy elf/tst-filterobj.c => sysdeps/x86/tst-cet-legacy-7.c (65%)
copy sysdeps/{powerpc/tst-cache-ppc-static-dlopen.c => x86/tst-cet-legacy-8.c} (53%)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3 updated (b408e010ccf -> 9fc985118d9)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3
in repository toolchain/ci/gcc.
from b408e010ccf driver: Fix redundant descriptions in options
adds ced66da3135 coroutines: Fix indentation (NFC).
adds 9d74caf21be i386: Use ix86_output_ssemov for SFmode TYPE_SSEMOV
adds 5e5ce5371f6 Daily bump.
adds e4e9a59105a Update post order number for merged SCC.
adds 5ba25b2ef17 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167]
adds 6d44c881286 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167]
adds f2d3807f580 libphobos: Merge upstream druntime 6c45dd3a, phobos 68cc18adb.
adds e41d4a0a567 d/dmd: Merge upstream dmd b061bd744
adds 5a3c42b227b i386: Use ix86_output_ssemov for SImode TYPE_SSEMOV
adds 136fec1e27f x32 does not support MS ABI, skip testcases that require it.
adds f19b40bd377 Fix ChangeLog formatting from my commit last friday.
adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0
adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch.
adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch.
adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch.
adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests
adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...]
adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179]
adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces.
adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...]
adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...]
adds b3f246f12b2 Daily bump.
adds 950183c7741 Update gcc sv.po.
adds 57e7ad5a8fd c++: Add test for PR 93901.
adds ecf2b69a629 Filter a test-case with gas.
adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...]
adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187]
adds fd857de8070 c: ignore initializers for elements of variable-size types [...]
adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...]
adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics.
adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...]
adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand.
adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015]
adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...]
adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments
adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand.
adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand.
adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands.
adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible
adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands.
adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands.
adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands.
adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands.
adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands.
adds e4596b66710 coroutines, testsuite: Fix single test execution.
adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix
adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian
adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...]
adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995]
adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172]
adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector
adds 3b2cc34369a Daily bump.
adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...]
adds 80616e5b7a5 c++: Fix comment typo.
adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751]
adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759]
adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation
adds 4da9288745d libgomp testsuite - disable long double for AMDGCN
adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions
adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201]
adds d5029d45940 Fix up duplicated duplicated words in comments
adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding
adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals
adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes
adds dbde9e2d595 amdgcn: Fix vector compare modes
adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang
adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang
adds 0db2cd17702 analyzer: tweaks to exploded_node ctor
adds 7d9c107ab1e analyzer: introduce noop_region_model_context
adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047]
adds 884d9141112 analyzer: make summarized dumps more comprehensive
adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90
adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands.
adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands.
adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands.
adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands.
adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands.
adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands.
adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics.
adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics.
adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix.
adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix.
adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...]
adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...]
adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...]
adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...]
adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...]
adds 529ea7d9596 Complete change to resolve pr90275.
adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886)
adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033)
adds b5562f1187d Daily bump.
adds 73bc09fa8c6 middle-end/94216 fix another build_fold_addr_expr use
adds f3280e4c0c9 ipa/94217 simplify offsetted address build
adds c7e90196818 phiopt: Avoid -fcompare-debug bug in phiopt [PR94211]
adds bb83e069eba libgomp/testsuite: ignore blank-line output for function-no [...]
adds 02f7334ac93 c++: Fix up handling of captured vars in lambdas in OpenMP [...]
adds f5389e17e4b Update include/plugin-api.h.
adds c8429c2aba8 API extension for binutils (type of symbols).
adds f22712bd8a2 Fix inliner ICE on alias with flatten attribute [PR92372]
adds 37482edc3f7 d/dmd: Merge upstream dmd d1a606599
adds 9def91e9f2a c: Fix up cfun->function_end_locus from the C FE [PR94029]
adds f7dceb4e658 Fix cgraph_node::function_symbol availability compuattion [ [...]
adds 3373d3e38ea Daily bump.
adds 94e2418780f c++: Avoid unnecessary empty class copy [94175].
adds 4a18f168f47 [rs6000] Rewrite the declaration of a variable
adds 05009698eeb gcc, Arm: Fix no_cond issue introduced by MVE
adds 4119cd693d2 store-merging: Fix up -fnon-call-exceptions handling [PR94224]
adds 0efe7d8796e gcc, Arm: Fix MVE move from GPR -> GPR
adds 005f6fc59e5 gcc, Arm: Fix testisms for MVE testsuite
adds 719c864225e gcc, Arm: Revert changes to {get,set}_fpscr
adds 8fefa21fcf6 tree-optimization/94266 - fix object type extraction heuristics
adds 7d4549b2cd2 Fix correct offset in ipa_get_jf_ancestor_result.
adds 3eff57aacfe [ARM][GCC][6x]:MVE ACLE vaddq intrinsics using arithmetic p [...]
adds 85a94e87901 [ARM][GCC][7x]: MVE vreinterpretq and vuninitializedq intrinsics.
adds 92f80065d10 [ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup [...]
adds 41e1a7ffae9 [ARM][GCC][2/8x]: MVE ACLE gather load and scatter store in [...]
adds 3d42842c07f fix CTOR vectorization
adds 261014a1be4 [ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-c [...]
adds 828878c35c8 c++: Include the constraint parameter mapping in diagnostic [...]
adds c3562f81042 [ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across [...]
adds 1aa22b1916a c-family: Tighten vector handling in type_for_mode [PR94072]
adds b5446d0cc09 d: Fix SEGV in hash_table<odr_name_hasher, false, xcallocat [...]
adds 1dfcc3b541c [ARM][GCC][11x]: MVE ACLE vector interleaving store and dei [...]
adds a23eff1bd04 c++: Add testcases from PR c++/69694
adds a89349e664f adjust SLP tree dumping
adds 72b3bc895f0 Fix verifier ICE on wrong comdat local flag [PR93347]
adds 68dd57808f7 rs6000: Add command line and builtin compatibility check
adds cc3afc9db07 Regenerate gcc.pot.
adds 29f23ed79b6 sra: Cap number of sub-access propagations with a param (PR 93435)
adds 8416602026d Daily bump.
adds 15711e837b2 Fix comma at end of enumerator list seen with -std=c++98.
adds 497498c878d lra: Tighten check for reloading paradoxical subregs [PR94052]
adds b599bf9d6d1 c++: Reject changing active member of union during initiali [...]
adds 98eb7b2ed24 d: Fix ICE in add_symbol_to_partition_1, at lto/lto-partiti [...]
adds 837cece888f Darwin: Address translation comments (PR93694).
adds dfb25dfe3d3 Darwin: Handle NULL DECL_SIZE_TYPE in machopic_select_secti [...]
adds 9fc985118d9 libstdc++: Fix path::generic_string allocator handling (PR 94242)
No new revisions were added by this update.
Summary of changes:
gcc/ChangeLog | 7416 ++++-
gcc/DATESTAMP | 2 +-
gcc/analyzer/ChangeLog | 55 +
gcc/analyzer/diagnostic-manager.cc | 2 +-
gcc/analyzer/engine.cc | 13 +-
gcc/analyzer/exploded-graph.h | 7 +-
gcc/analyzer/region-model.cc | 265 +-
gcc/analyzer/region-model.h | 90 +-
gcc/analyzer/sm-malloc.cc | 2 +-
gcc/asan.c | 7 +-
gcc/builtins.c | 22 +-
gcc/c-family/ChangeLog | 12 +
gcc/c-family/c-common.c | 13 +-
gcc/c/ChangeLog | 36 +
gcc/c/c-decl.c | 54 +-
gcc/c/c-fold.c | 9 +
gcc/c/c-parser.c | 51 +-
gcc/c/c-tree.h | 14 +-
gcc/c/c-typeck.c | 5 +-
gcc/cfgexpand.c | 2 +-
gcc/cgraph.c | 90 +-
gcc/cgraph.h | 17 +-
gcc/cgraphunit.c | 21 +-
gcc/common/config/arm/arm-common.c | 3 +-
gcc/config.gcc | 2 +-
gcc/config/aarch64/aarch64-sve.md | 2 +-
gcc/config/aarch64/aarch64.c | 50 +-
gcc/config/aarch64/aarch64.md | 22 +-
.../aarch64/falkor-tag-collision-avoidance.c | 2 +-
gcc/config/aarch64/iterators.md | 3 +-
gcc/config/arc/arc.c | 2 +-
gcc/config/arm/aout.h | 6 +-
gcc/config/arm/arm-builtins.c | 714 +-
gcc/config/arm/arm-c.c | 10 +
gcc/config/arm/arm-cpus.in | 14 +-
gcc/config/arm/arm-protos.h | 3 +-
gcc/config/arm/arm.c | 319 +-
gcc/config/arm/arm.h | 69 +-
gcc/config/arm/arm.md | 27 +-
gcc/config/arm/arm_mve.h | 27105 +++++++++++++++++++
gcc/config/arm/arm_mve_builtins.def | 878 +
gcc/config/arm/constraints.md | 54 +-
gcc/config/arm/iterators.md | 21 +-
gcc/config/arm/mve.md | 10887 ++++++++
gcc/config/arm/neon.md | 54 +-
gcc/config/arm/predicates.md | 46 +-
gcc/config/arm/t-arm | 5 +-
gcc/config/arm/t-rmprofile | 13 +-
gcc/config/arm/thumb2.md | 2 +-
gcc/config/arm/types.md | 18 +-
gcc/config/arm/unspecs.md | 2 +
gcc/config/arm/vec-common.md | 83 +-
gcc/config/arm/vfp.md | 128 +-
gcc/config/darwin.c | 29 +-
gcc/config/darwin.opt | 96 +-
gcc/config/fr30/fr30.c | 2 +-
gcc/config/gcn/gcn-run.c | 2 +-
gcc/config/gcn/gcn-valu.md | 31 +-
gcc/config/gcn/gcn.h | 4 +
gcc/config/i386/i386-features.c | 2 +-
gcc/config/i386/i386.c | 11 +-
gcc/config/i386/i386.md | 51 +-
gcc/config/i386/predicates.md | 5 -
gcc/config/i386/x86-tune.def | 2 +-
gcc/config/msp430/msp430.c | 2 +-
gcc/config/nds32/nds32-md-auxiliary.c | 12 +-
gcc/config/nvptx/nvptx.c | 2 +-
gcc/config/rs6000/constraints.md | 11 +
gcc/config/rs6000/rs6000-c.c | 2 +-
gcc/config/rs6000/rs6000-internal.h | 1 -
gcc/config/rs6000/rs6000-logue.c | 2 +-
gcc/config/rs6000/rs6000-p8swap.c | 2 +-
gcc/config/rs6000/rs6000-string.c | 2 +-
gcc/config/rs6000/rs6000.c | 11 +-
gcc/config/rs6000/rs6000.h | 1 +
gcc/cp/ChangeLog | 99 +
gcc/cp/call.c | 4 +
gcc/cp/constexpr.c | 69 +-
gcc/cp/constraint.cc | 8 +-
gcc/cp/coroutines.cc | 12 +-
gcc/cp/cp-gimplify.c | 30 +-
gcc/cp/cp-tree.h | 1 +
gcc/cp/cxx-pretty-print.c | 18 +-
gcc/cp/cxx-pretty-print.h | 1 +
gcc/cp/decl.c | 9 +
gcc/cp/error.c | 35 +-
gcc/cp/logic.cc | 8 +-
gcc/cp/method.c | 4 +-
gcc/cp/name-lookup.c | 2 +-
gcc/cp/parser.c | 84 +-
gcc/cp/pt.c | 8 +-
gcc/cp/tree.c | 20 +-
gcc/cse.c | 1 -
gcc/d/ChangeLog | 43 +
gcc/d/d-target.cc | 2 +-
gcc/d/d-tree.h | 5 +
gcc/d/decl.cc | 17 +-
gcc/d/dmd/MERGE | 2 +-
gcc/d/dmd/dclass.c | 1 -
gcc/d/dmd/expressionsem.c | 1 +
gcc/d/dmd/iasmgcc.c | 30 +-
gcc/d/dmd/module.h | 1 +
gcc/d/expr.cc | 2 +-
gcc/d/typeinfo.cc | 47 +-
gcc/d/types.cc | 58 +-
gcc/doc/tm.texi | 4 +-
gcc/dwarf2out.c | 72 +-
gcc/fold-const.c | 9 +-
gcc/fortran/ChangeLog | 16 +
gcc/fortran/arith.c | 2 +-
gcc/fortran/array.c | 2 +-
gcc/fortran/class.c | 2 +-
gcc/fortran/frontend-passes.c | 2 +-
gcc/fortran/module.c | 4 +-
gcc/fortran/resolve.c | 2 +-
gcc/fortran/trans-expr.c | 2 +-
gcc/fortran/trans-types.c | 2 +-
gcc/gimple-fold.c | 10 +-
gcc/gimple-loop-versioning.cc | 2 +-
gcc/gimple-ssa-sprintf.c | 10 +-
gcc/gimple-ssa-store-merging.c | 6 +-
gcc/gimple-ssa-warn-restrict.c | 4 +-
gcc/hsa-common.c | 2 +-
gcc/input.c | 4 +-
gcc/ipa-cp.c | 13 +-
gcc/ipa-fnsummary.c | 4 -
gcc/ipa-inline-transform.c | 9 +-
gcc/ipa-inline.c | 3 +
gcc/ipa-param-manipulation.h | 2 +-
gcc/ipa-predicate.c | 2 +-
gcc/ipa-prop.h | 2 +-
gcc/ipa-split.c | 2 +-
gcc/ira-costs.c | 2 +-
gcc/langhooks.h | 2 +-
gcc/lra-constraints.c | 24 +-
gcc/lra-spills.c | 12 +-
gcc/lto-section-in.c | 1 +
gcc/lto-streamer-out.c | 82 +-
gcc/lto-streamer.h | 1 +
gcc/omp-grid.c | 2 +-
gcc/optinfo-emit-json.cc | 2 +-
gcc/params.opt | 4 +
gcc/po/ChangeLog | 8 +
gcc/po/gcc.pot | 15239 ++++++-----
gcc/po/sv.po | 162 +-
gcc/read-rtl-function.c | 6 +-
gcc/rtl.c | 2 +-
gcc/selftest.c | 2 +-
gcc/shrink-wrap.c | 2 +-
gcc/spellcheck.c | 2 +-
gcc/symtab.c | 11 +
gcc/target.def | 6 +-
gcc/testsuite/ChangeLog | 2904 +-
.../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +-
gcc/testsuite/g++.dg/abi/empty30.C | 14 +
gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 +
gcc/testsuite/g++.dg/abi/mangle74.C | 30 +
gcc/testsuite/g++.dg/concepts/diagnostic6.C | 14 +
.../g++.dg/coroutines/torture/coro-torture.exp | 14 +-
gcc/testsuite/g++.dg/cpp0x/decltype74.C | 30 +
gcc/testsuite/g++.dg/cpp0x/decltype75.C | 24 +
gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 +
gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union2.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union3.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union4.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union5.C | 15 +
gcc/testsuite/g++.dg/cpp1y/pr94066-2.C | 19 +
gcc/testsuite/g++.dg/cpp1y/pr94066-3.C | 16 +
gcc/testsuite/g++.dg/cpp1y/pr94066.C | 18 +
gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 +
gcc/testsuite/g++.dg/cpp2a/constexpr-union1.C | 18 +
gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +-
gcc/testsuite/g++.dg/ext/pr94197.C | 74 +
.../g++.dg/goacc/firstprivate-mappings-1.C | 12 +-
gcc/testsuite/g++.dg/torture/pr93347.C | 306 +
gcc/testsuite/g++.dg/torture/pr94202.C | 22 +
gcc/testsuite/g++.dg/torture/pr94216.C | 45 +
gcc/testsuite/g++.dg/tree-ssa/pr94224.C | 34 +
gcc/testsuite/g++.target/aarch64/pr94052.C | 174 +
gcc/testsuite/g++.target/i386/pr94185.C | 33 +
gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 +
gcc/testsuite/gcc.c-torture/pr92372.c | 16 +
gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 +
gcc/testsuite/gcc.dg/attr-flatten-1.c | 18 +
gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 +
gcc/testsuite/gcc.dg/lto/pr94157_0.c | 1 +
gcc/testsuite/gcc.dg/pr94015.c | 107 +
gcc/testsuite/gcc.dg/pr94166.c | 24 +
gcc/testsuite/gcc.dg/pr94167.c | 33 +
gcc/testsuite/gcc.dg/pr94172-1.c | 12 +
gcc/testsuite/gcc.dg/pr94172-2.c | 19 +
gcc/testsuite/gcc.dg/pr94188.c | 10 +
gcc/testsuite/gcc.dg/pr94189.c | 11 +
gcc/testsuite/gcc.dg/pr94211.c | 12 +
gcc/testsuite/gcc.dg/torture/pr94206.c | 17 +
gcc/testsuite/gcc.dg/tree-ssa/pr93435.c | 159 +
gcc/testsuite/gcc.dg/tree-ssa/pr94125.c | 41 +
gcc/testsuite/gcc.misc-tests/gcov-pr94029.c | 14 +
.../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 5 +-
gcc/testsuite/gcc.target/aarch64/pr94072.c | 9 +
gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 +
.../aarch64/sve/acle/general-c/sizeless-1.c | 3 +-
.../aarch64/sve/acle/general-c/sizeless-2.c | 3 +-
.../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 +
gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 +
.../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +-
.../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +-
.../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +-
.../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +-
.../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +-
.../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +-
gcc/testsuite/gcc.target/arm/multilib.exp | 3 +
.../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 +
.../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 13 +
.../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 68 +
.../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 68 +
.../arm/mve/intrinsics/mve_move_gpr_to_gpr.c | 18 +
.../arm/mve/intrinsics/mve_vector_float.c | 28 +
.../arm/mve/intrinsics/mve_vector_float1.c | 32 +
.../arm/mve/intrinsics/mve_vector_float2.c | 28 +
.../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 50 +
.../arm/mve/intrinsics/mve_vector_int1.c | 55 +
.../arm/mve/intrinsics/mve_vector_int2.c | 50 +
.../arm/mve/intrinsics/mve_vector_uint.c | 50 +
.../arm/mve/intrinsics/mve_vector_uint1.c | 55 +
.../arm/mve/intrinsics/mve_vector_uint2.c | 50 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 +
.../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 +
.../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 +
.../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 +
.../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 +
.../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 +
.../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vddupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 26 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 15 +
.../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vidupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 26 +
.../arm/mve/intrinsics/viwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/viwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 25 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 14 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 12 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 12 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 +
.../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 +
.../vldrdq_gather_shifted_offset_z_s64.c | 22 +
.../vldrdq_gather_shifted_offset_z_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 +
.../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 +
.../vldrhq_gather_shifted_offset_z_f16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s32.c | 22 +
.../vldrhq_gather_shifted_offset_z_u16.c | 22 +
.../vldrhq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 +
.../vldrwq_gather_shifted_offset_z_f32.c | 22 +
.../vldrwq_gather_shifted_offset_z_s32.c | 22 +
.../vldrwq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 +
.../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 +
.../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_s16.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_u16.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 +
.../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 +
.../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_s16.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_u16.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 +
.../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 +
.../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vpnot.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 +
.../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 +
.../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 +
.../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 +
.../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 +
.../arm/mve/intrinsics/vreinterpretq_f16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_f32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_s8.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_u8.c | 45 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 23 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 +
.../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 +
.../arm/mve/intrinsics/vshllbq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshllbq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 16 +
.../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 +
.../arm/mve/intrinsics/vshlltq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 16 +
.../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_s64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_u64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 16 +
.../arm/mve/intrinsics/vuninitializedq_float.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_float1.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_int.c | 29 +
.../arm/mve/intrinsics/vuninitializedq_int1.c | 29 +
gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 +
gcc/testsuite/gcc.target/i386/pr89229-6a.c | 16 +
gcc/testsuite/gcc.target/i386/pr89229-6b.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-6c.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-7a.c | 17 +
gcc/testsuite/gcc.target/i386/pr89229-7b.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-7c.c | 7 +
gcc/testsuite/gdc.dg/asm1.d | 9 +
gcc/testsuite/gdc.dg/asm5.d | 12 +
gcc/testsuite/gdc.dg/imports/pr92216.d | 22 +
gcc/testsuite/gdc.dg/pr92216.d | 13 +
gcc/testsuite/gdc.dg/pr92309.d | 25 +
.../gdc.test/compilable/imports/pr9471a.d | 2 +
.../gdc.test/compilable/imports/pr9471b.d | 5 +
.../gdc.test/compilable/imports/pr9471c.d | 18 +
.../gdc.test/compilable/imports/pr9471d.d | 1 +
gcc/testsuite/gdc.test/compilable/pr9471.d | 6 +
gcc/testsuite/gdc.test/runnable/traits.d | 4 +-
gcc/testsuite/lib/target-supports.exp | 45 +-
gcc/tree-call-cdce.c | 2 +-
gcc/tree-data-ref.c | 2 +-
gcc/tree-inline.c | 4 +-
gcc/tree-loop-distribution.c | 13 +-
gcc/tree-sra.c | 39 +-
gcc/tree-ssa-dom.c | 11 +-
gcc/tree-ssa-dse.c | 4 +-
gcc/tree-ssa-forwprop.c | 11 +-
gcc/tree-ssa-loop-im.c | 3 +-
gcc/tree-ssa-loop-split.c | 2 +-
gcc/tree-ssa-math-opts.c | 2 +-
gcc/tree-ssa-phiopt.c | 10 +-
gcc/tree-ssa-reassoc.c | 9 +-
gcc/tree-ssa-strlen.c | 245 +-
gcc/tree-ssa-strlen.h | 2 +-
gcc/tree-vect-loop.c | 2 +-
gcc/tree-vect-slp.c | 4 +-
gcc/tree.c | 2 +-
gcc/tree.def | 2 +-
include/ChangeLog | 19 +
include/lto-symtab.h | 13 +
include/plugin-api.h | 32 +-
libgcc/ChangeLog | 4 +
libgcc/config/arm/t-arm | 3 +
libgomp/ChangeLog | 22 +
libgomp/testsuite/libgomp.c++/pr93931.C | 120 +
.../libgomp.c-c++-common/function-not-offloaded.c | 1 +
.../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 +
.../firstprivate-mappings-1.c | 9 +
.../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +-
libphobos/ChangeLog | 8 +
libphobos/Makefile.in | 2 +-
libphobos/configure | 2 +-
libphobos/configure.ac | 2 +-
libphobos/libdruntime/MERGE | 2 +-
libphobos/libdruntime/Makefile.in | 2 +-
libphobos/libdruntime/core/cpuid.d | 36 +-
libphobos/src/MERGE | 2 +-
libphobos/src/std/algorithm/iteration.d | 2 +-
libphobos/src/std/math.d | 20 +-
libstdc++-v3/ChangeLog | 66 +
libstdc++-v3/include/bits/fs_path.h | 11 +-
libstdc++-v3/include/bits/stl_algobase.h | 2 +-
libstdc++-v3/include/bits/stream_iterator.h | 4 +-
libstdc++-v3/include/bits/streambuf_iterator.h | 4 +-
libstdc++-v3/include/experimental/executor | 235 +-
libstdc++-v3/include/experimental/socket | 18 +-
libstdc++-v3/include/std/stop_token | 12 +
libstdc++-v3/include/std/type_traits | 70 +-
libstdc++-v3/testsuite/20_util/bind/91371.cc | 2 +-
.../testsuite/20_util/is_function/91371.cc | 2 +-
.../20_util/is_member_function_pointer/91371.cc | 2 +-
.../20_util/is_nothrow_constructible/94003.cc | 46 +
libstdc++-v3/testsuite/20_util/is_object/91371.cc | 2 +-
.../27_io/filesystem/path/generic/94242.cc | 52 +
.../filesystem/path/generic/generic_string.cc | 32 +
.../net/execution_context/make_service.cc | 36 +
.../testsuite/experimental/net/executor/1.cc | 93 +
lto-plugin/ChangeLog | 20 +
lto-plugin/lto-plugin.c | 141 +-
2673 files changed, 118484 insertions(+), 8617 deletions(-)
create mode 100644 gcc/config/arm/arm_mve.h
create mode 100644 gcc/config/arm/arm_mve_builtins.def
create mode 100644 gcc/config/arm/mve.md
create mode 100644 gcc/testsuite/g++.dg/abi/empty30.C
create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C
create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C
create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic6.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype74.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype75.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union2.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union3.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union4.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union5.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066-2.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066-3.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066.C
create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C
create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-union1.C
create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr93347.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr94202.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr94216.C
create mode 100644 gcc/testsuite/g++.dg/tree-ssa/pr94224.C
create mode 100644 gcc/testsuite/g++.target/aarch64/pr94052.C
create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C
create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c
create mode 100644 gcc/testsuite/gcc.c-torture/pr92372.c
create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c
create mode 100644 gcc/testsuite/gcc.dg/attr-flatten-1.c
create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c
create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c
create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c
create mode 100644 gcc/testsuite/gcc.dg/pr94015.c
create mode 100644 gcc/testsuite/gcc.dg/pr94166.c
create mode 100644 gcc/testsuite/gcc.dg/pr94167.c
create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c
create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c
create mode 100644 gcc/testsuite/gcc.dg/pr94188.c
create mode 100644 gcc/testsuite/gcc.dg/pr94189.c
create mode 100644 gcc/testsuite/gcc.dg/pr94211.c
create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr93435.c
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr94125.c
create mode 100644 gcc/testsuite/gcc.misc-tests/gcov-pr94029.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94072.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6c.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7c.c
create mode 100644 gcc/testsuite/gdc.dg/asm5.d
create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d
create mode 100644 gcc/testsuite/gdc.dg/pr92216.d
create mode 100644 gcc/testsuite/gdc.dg/pr92309.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471a.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471b.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471c.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471d.d
create mode 100644 gcc/testsuite/gdc.test/compilable/pr9471.d
create mode 100644 libgomp/testsuite/libgomp.c++/pr93931.C
create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc
create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/generic/94242.cc
create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...]
create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3 updated (6b9374f1e0 -> e3b1fa32c2)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3
in repository toolchain/ci/binutils-gdb.
from 6b9374f1e0 [gdb/testsuite] Fix solib-list.exp test-case for exec with d [...]
adds 7bac4137d7 asan: alpha-vms: null dereference
adds 60e63c3e97 ubsan: shift exponent 70 is too large
adds 28d1356774 asan: readelf leak in hppa_process_unwind
adds 4b3ecb3b91 PR25675: SIGSEGV in bfd_octets_per_byte
adds 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs
adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi
adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h
adds 053205cc40 gdb: add Windows OS ABI
adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c
adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows
adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries
adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin
adds 67430cd00a Fix dwarf2_name caching bug
adds 817a758576 arc: Migrate to new target features
adds 771dd3a88b Initialize base_value in pascal_object_print_value
adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...]
adds 589902954d [gdb] Skip imports of c++ CUs
adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3)
adds 9e38d61910 Include missing header to get missing declarations
adds 946ffddcae Automatic date update in version.in
adds 9809762324 Inherit sh_nbsd_nat_target from nbsd_nat_target
adds a225c9a869 Add support for NetBSD threads in sh-nbsd-nat.c
adds ecbbbdba71 Remove a double free in the BFD library triggered when parsi [...]
adds 68e52bc7ec Fix a small set of Z80 problems.
adds 327ef784ba Replace a couple of assertions in the BFD library that can b [...]
adds d3c3c54293 Fix PR number in previous delta
adds 2108a63a5a Add support for NetBSD threads in sparc-nat.c
adds fe64b263e0 Automatic date update in version.in
adds 5ccd2fb722 Rename the read symbol to xread
adds d3e2a5e85d Include <alloca.h> conditionally
adds 1c0aa1fbb2 Add support for NetBSD threads in amd64-bsd-nat.c
adds fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c
adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers
adds 53215f214c Non-contiguous memory regions support: Avoid calls to abort
adds ac4bf06ca2 Fix seg-fault in strip when copying a file containing corrup [...]
adds aef397a154 Non-contiguous memory regions support: Fix testcases after p [...]
adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp
adds cdf236890c Automatic date update in version.in
adds 645ba68105 setup_archive parameter mismatch
adds b966f55ffa Invalid read in process_netbsd_elf_note
adds 1cb7d8b1af readelf leak in process_archive
adds 81a65eb338 Don't use bfd.h in binutils/elfcomm.c
adds effc14f54c Additional c99 elfxx-riscv.c fix
adds d8c8b84859 [gdb/testsuite] Fix gdb.opt/inline-locals.exp KFAILs
adds 724fd9ba43 gdb: Restructure the completion_tracker class
adds 19a2740f7f gdb: Remove C++ symbol aliases from completion list
adds 6b8c53f2f1 gdb/testsuite/fortran: Add mixed language stack test
adds cada5fc921 gdb: Handle W and X remote packets without giving a warning
adds ef3df11042 readelf.c: Use unsigned long to iterate over num_syms
adds fcc7376e0a Avoid get_ptrace_pid() usage on NetBSD in x86-bsd-nat.c
adds 6a541707f3 Fix assertion failure in the BFD library when called to pars [...]
adds 2d07da271e [AArch64] When unavailable, fetch VG from ptrace.
adds 3734bec833 Include: Sync lto-symtab.h and plugin-api.h with GCC
adds f3a08f7778 Fix discrepancies in nm's --line-number output by adding sup [...]
adds f09db38094 Disable get_ptrace_pid for NetBSD
adds 9a6c68caa9 Add support for --no-rosegment option.
adds ce2ea1c7e0 Automatic date update in version.in
adds a859124df2 tidy elf_backend calls
adds 833d919c93 PowerPC disassembly of odd sized sections
adds fe90ae8a9f NDS32 disassembly of odd sized sections
adds 340f3ac808 metag uninitialized memory read
adds 67338173a4 XCOFF uninitialized read
adds c02d66610b Silence warnings due to plugin API change
adds c3a1714ce7 plugin: Use LDPT_ADD_SYMBOLS_V2 to get symbol type
adds 3d98c46092 plugin: Don't invoke LTO-wrapper
adds 5844b4657a Fix compile time warnings about the possibility of using uni [...]
adds c7da12c72c Add support for NetBSD threads in ppc-nbsd-nat.c
adds 0d832e7f5e Add support for the xdef and xref pseudo-ops to the Z80 assembler.
adds 0dd7b8f788 [gdb/testsuite] Fix timeouts in gdb.threads/step-over-*.exp
adds 4a90f06205 Add support for NetBSD threads in hppa-nbsd-nat.c
adds 9faa006d11 Inherit ppc_nbsd_nat_target from nbsd_nat_target
adds 70304be939 Fix Ada val_print removal regression
adds 1773be9ea2 Fix column alignment in "maint info line-table"
adds f67210ff1c Avoid stringop-truncation errors
adds f7d4f0b1b9 Fix assert in c-exp.y
adds 1ff700c202 Update the return type of gdb_ptrace to be more flexible
adds c884cc4619 gdb: remove HAVE_DECL_PTRACE
adds c623cc9089 [gdb/testsuite] Fix gdb.threads/omp-par-scope.exp XPASS
adds fe26d3a34a Make dwarf2_evaluate_property parameter const
adds d9fb0d7136 Automatic date update in version.in
adds e3b1fa32c2 include: Sync lto-symtab.h and plugin-api.h with GCC
No new revisions were added by this update.
Summary of changes:
bfd/ChangeLog | 120 ++
bfd/coff-rs6000.c | 8 +-
bfd/config.in | 6 -
bfd/configure | 10 -
bfd/configure.ac | 6 -
bfd/dwarf2.c | 86 +-
bfd/elf.c | 225 ++-
bfd/elf32-arm.c | 9 +-
bfd/elf32-csky.c | 9 +-
bfd/elf32-hppa.c | 32 +-
bfd/elf32-m68hc11.c | 9 +-
bfd/elf32-m68hc12.c | 9 +-
bfd/elf32-metag.c | 9 +-
bfd/elf32-nios2.c | 10 +-
bfd/elf64-ppc.c | 44 +-
bfd/elfcode.h | 14 +-
bfd/elfnn-aarch64.c | 10 +-
bfd/elfnn-ia64.c | 7 +-
bfd/elfxx-riscv.c | 3 +-
bfd/plugin.c | 487 +----
bfd/plugin.h | 5 +-
bfd/version.h | 2 +-
bfd/vms-alpha.c | 38 +-
binutils/ChangeLog | 60 +
binutils/ar.c | 2 +-
binutils/elfcomm.c | 56 +-
binutils/elfcomm.h | 6 +-
binutils/nm.c | 2 +-
binutils/readelf.c | 378 ++--
binutils/testsuite/binutils-all/dw4.s | 1974 ++++++++++++++++++++
binutils/testsuite/binutils-all/nm.exp | 47 +
binutils/unwind-ia64.c | 21 +-
gas/ChangeLog | 31 +
gas/config/tc-z80.c | 133 +-
gas/config/tc-z80.h | 3 +
gas/doc/c-z80.texi | 83 +-
gas/testsuite/gas/z80/colonless.d | 12 +-
gas/testsuite/gas/z80/colonless.s | 4 +
gas/testsuite/gas/z80/ez80_adl_all.d | 8 +-
gas/testsuite/gas/z80/ez80_unsup_regs.d | 34 +
gas/testsuite/gas/z80/ez80_z80_all.d | 8 +-
gas/testsuite/gas/z80/gbz80_unsup_regs.d | 45 +
gas/testsuite/gas/z80/r800_unsup_regs.d | 35 +
gas/testsuite/gas/z80/unsup_regs.s | 71 +
gas/testsuite/gas/z80/z180_unsup_regs.d | 39 +
gas/testsuite/gas/z80/z80.exp | 87 +-
gas/testsuite/gas/z80/z80_strict_unsup_regs.d | 39 +
gas/testsuite/gas/z80/z80_unsup_regs.d | 34 +
gas/testsuite/gas/z80/z80n_unsup_regs.d | 34 +
gdb/ChangeLog | 308 +++
gdb/Makefile.in | 6 +-
gdb/ada-tasks.c | 3 +-
gdb/ada-valprint.c | 99 +-
gdb/amd64-bsd-nat.c | 48 +-
gdb/amd64-windows-tdep.c | 41 +-
gdb/arc-tdep.c | 59 +-
gdb/arc-tdep.h | 4 +
gdb/arch/arc.c | 58 +
gdb/arch/arc.h | 48 +
gdb/c-exp.y | 2 +-
gdb/completer.c | 209 ++-
gdb/completer.h | 45 +-
gdb/config.in | 4 -
gdb/configure | 20 -
gdb/configure.tgt | 12 +-
gdb/defs.h | 31 -
gdb/dwarf2/loc.c | 4 +-
gdb/dwarf2/loc.h | 2 +-
gdb/dwarf2/read.c | 40 +-
gdb/dwarf2/read.h | 6 +
gdb/features/Makefile | 6 +-
gdb/features/arc-arcompact.c | 74 -
gdb/features/arc-arcompact.xml | 85 -
gdb/features/arc-v2.c | 78 -
gdb/features/arc-v2.xml | 92 -
gdb/features/arc/aux-arcompact.c | 31 +
gdb/features/arc/aux-arcompact.xml | 28 +
gdb/features/arc/aux-v2.c | 35 +
gdb/features/arc/aux-v2.xml | 32 +
gdb/features/arc/core-arcompact.c | 47 +
gdb/features/arc/core-arcompact.xml | 58 +
gdb/features/arc/core-v2.c | 47 +
gdb/features/arc/core-v2.xml | 61 +
gdb/gdbarch.h | 1 +
gdb/gdbarch.sh | 1 +
gdb/hppa-nbsd-nat.c | 14 +-
gdb/i386-bsd-nat.c | 63 +-
gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 +-
gdb/inf-ptrace.c | 47 +-
gdb/inf-ptrace.h | 7 +-
gdb/linux-tdep.c | 4 +-
gdb/nat/aarch64-sve-linux-ptrace.c | 21 +-
gdb/nat/gdb_ptrace.h | 8 -
gdb/nbsd-nat.c | 22 +-
gdb/osabi.c | 1 +
gdb/osabi.h | 32 +
gdb/p-valprint.c | 1 +
gdb/ppc-nbsd-nat.c | 17 +-
gdb/ptrace.m4 | 6 +-
gdb/regformats/regdef.h | 4 +
gdb/remote.c | 46 +-
gdb/sh-nbsd-nat.c | 11 +-
gdb/sparc-nat.c | 50 +-
gdb/symmisc.c | 29 +-
gdb/symtab.c | 21 +
gdb/target-descriptions.c | 3 +-
gdb/testsuite/ChangeLog | 48 +
gdb/testsuite/gdb.ada/sub_variant.exp | 34 +
gdb/testsuite/gdb.ada/sub_variant/subv.adb | 45 +
.../gdb.dwarf2/break-inline-psymtab-2.c} | 33 +-
.../gdb.dwarf2/break-inline-psymtab.c} | 28 +-
gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp | 36 +
gdb/testsuite/gdb.dwarf2/dw2-ranges-base.exp | 6 +-
gdb/testsuite/gdb.fortran/mixed-lang-stack.c | 37 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp | 85 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.exp | 163 ++
gdb/testsuite/gdb.fortran/mixed-lang-stack.f90 | 116 ++
.../gdb.linespec/cp-completion-aliases.cc | 73 +
.../gdb.linespec/cp-completion-aliases.exp | 54 +
gdb/testsuite/gdb.opt/inline-locals.exp | 26 +-
gdb/testsuite/gdb.server/exit-multiple-threads.c | 202 ++
gdb/testsuite/gdb.server/exit-multiple-threads.exp | 136 ++
gdb/testsuite/gdb.threads/omp-par-scope.exp | 4 +-
.../gdb.threads/step-over-lands-on-breakpoint.exp | 5 +-
.../gdb.threads/step-over-trips-on-watchpoint.exp | 5 +-
gdb/testsuite/lib/cache.exp | 37 +-
gdb/testsuite/lib/completion-support.exp | 27 +-
gdb/testsuite/lib/gdb.exp | 24 +
gdb/user-regs.c | 21 +-
gdb/windows-tdep.c | 99 +
gdb/windows-tdep.h | 6 +
gdb/x86-bsd-nat.c | 43 +-
gdbserver/ChangeLog | 11 +
gdbserver/config.in | 4 -
gdbserver/configure | 20 -
gdbserver/regcache.cc | 2 +-
gdbserver/tdesc.cc | 2 +-
gdbserver/tdesc.h | 2 +-
gdbsupport/ChangeLog | 9 +
gdbsupport/common-defs.h | 2 +
gdbsupport/config.in | 4 -
gdbsupport/configure | 20 -
gold/ChangeLog | 4 +
gold/options.h | 2 +-
include/ChangeLog | 19 +
include/lto-symtab.h | 13 +
include/plugin-api.h | 32 +-
ld/ChangeLog | 24 +
ld/emultempl/xtensaelf.em | 6 +-
ld/ldlang.c | 20 +-
ld/testplug.c | 5 +-
ld/testplug2.c | 5 +-
ld/testplug3.c | 5 +-
ld/testplug4.c | 5 +-
ld/testsuite/ld-arm/non-contiguous-arm4.d | 2 +-
ld/testsuite/ld-plugin/lto.exp | 15 +-
ld/testsuite/ld-powerpc/non-contiguous-powerpc.d | 2 +-
opcodes/ChangeLog | 24 +
opcodes/metag-dis.c | 10 +-
opcodes/nds32-dis.c | 24 +-
opcodes/ppc-dis.c | 28 +-
opcodes/z80-dis.c | 27 +-
162 files changed, 6341 insertions(+), 1981 deletions(-)
create mode 100644 binutils/testsuite/binutils-all/dw4.s
create mode 100644 gas/testsuite/gas/z80/ez80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/gbz80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/r800_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/unsup_regs.s
create mode 100644 gas/testsuite/gas/z80/z180_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80_strict_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80n_unsup_regs.d
create mode 100644 gdb/arch/arc.c
create mode 100644 gdb/arch/arc.h
delete mode 100644 gdb/features/arc-arcompact.c
delete mode 100644 gdb/features/arc-arcompact.xml
delete mode 100644 gdb/features/arc-v2.c
delete mode 100644 gdb/features/arc-v2.xml
create mode 100644 gdb/features/arc/aux-arcompact.c
create mode 100644 gdb/features/arc/aux-arcompact.xml
create mode 100644 gdb/features/arc/aux-v2.c
create mode 100644 gdb/features/arc/aux-v2.xml
create mode 100644 gdb/features/arc/core-arcompact.c
create mode 100644 gdb/features/arc/core-arcompact.xml
create mode 100644 gdb/features/arc/core-v2.c
create mode 100644 gdb/features/arc/core-v2.xml
rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%)
create mode 100644 gdb/testsuite/gdb.ada/sub_variant.exp
create mode 100644 gdb/testsuite/gdb.ada/sub_variant/subv.adb
copy gdb/{windows-tdep.h => testsuite/gdb.dwarf2/break-inline-psymtab-2.c} (54%)
copy gdb/{windows-tdep.h => testsuite/gdb.dwarf2/break-inline-psymtab.c} (54%)
create mode 100644 gdb/testsuite/gdb.dwarf2/break-inline-psymtab.exp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.c
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.exp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.f90
create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.cc
create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.exp
create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.c
create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.exp
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3 updated (60af650 -> 26f0e1d)
by gitīŧ git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O3
in repository toolchain/ci/base-artifacts.
discards 60af650 3: update: binutils-gcc-glibc-llvm: -7
discards de93bb0 2: reset: llvm-4d0339aecb6086048c543ab55c12e835fbe4514e: -8
discards d68c17b 1: update: binutils-gcc-glibc-llvm: 1
new 26f0e1d 1: update: binutils-gcc-glibc-llvm: 1
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (60af650)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 231 +-
02-prepare_abe/console.log | 240 +-
03-build_abe-binutils/console.log | 11563 ++--
04-build_abe-stage1/console.log | 20277 +++---
05-build_abe-linux/console.log | 288 +-
06-build_abe-glibc/console.log | 32113 +++++----
07-build_abe-stage2/console.log | 22854 +++++++
08-build_llvm-true/console.log | 6486 ++
09-true/console.log | 1 +
10-benchmark--O3_marm/benchmark-start.log | 1 +
10-benchmark--O3_marm/benchmark.log | 49 +
10-benchmark--O3_marm/console.log | 282 +
11-check_regression/console.log | 24 +-
12-update_baseline/console.log | 3060 +-
12-update_baseline/extra-bisect-params | 1 +
12-update_baseline/results-0.csv | 1468 +
12-update_baseline/results-1.csv | 1190 +
12-update_baseline/results-brief.csv | 20 +
12-update_baseline/results-compare.csv | 74 +
12-update_baseline/results-full.csv | 1190 +
12-update_baseline/results.csv | 80 +
12-update_baseline/results.log | 4136 ++
console.log | 97437 +++++++++++++++++++---------
jenkins/manifest.sh | 22 +-
regressions.txt | 14 +-
results | 12 +
results_id | 1 +
27 files changed, 141736 insertions(+), 61378 deletions(-)
create mode 100644 07-build_abe-stage2/console.log
create mode 100644 08-build_llvm-true/console.log
create mode 100644 09-true/console.log
create mode 100644 10-benchmark--O3_marm/benchmark-start.log
create mode 100644 10-benchmark--O3_marm/benchmark.log
create mode 100644 10-benchmark--O3_marm/console.log
create mode 100644 12-update_baseline/extra-bisect-params
create mode 100644 12-update_baseline/results-0.csv
create mode 100644 12-update_baseline/results-1.csv
create mode 100644 12-update_baseline/results-brief.csv
create mode 100644 12-update_baseline/results-compare.csv
create mode 100644 12-update_baseline/results-full.csv
create mode 100644 12-update_baseline/results.csv
create mode 100644 12-update_baseline/results.log
create mode 100644 results_id
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5Â years, 3Â months
- 1
- 0