[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os updated (f66f928 -> 60923e5)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Os
in repository toolchain/ci/base-artifacts.
discards f66f928 9: update: binutils-gcc-glibc-llvm: 1
new 60923e5 9: update: binutils-gcc-glibc-llvm: 1
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (f66f928)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 216 +-
02-prepare_abe/console.log | 300 +-
03-build_abe-binutils/console.log | 11522 +-
04-build_abe-stage1/console.log | 20281 ++--
05-build_abe-linux/console.log | 298 +-
06-build_abe-glibc/console.log | 38017 +++----
07-build_abe-stage2/console.log | 44486 ++++----
08-build_llvm-true/console.log | 12839 +--
10-benchmark--Os_mthumb/benchmark-start.log | 2 +-
10-benchmark--Os_mthumb/benchmark.log | 68 +-
10-benchmark--Os_mthumb/console.log | 550 +-
11-check_regression/console.log | 3060 +-
11-check_regression/results-0.csv | 2227 +-
11-check_regression/results-1.csv | 2259 +-
11-check_regression/results-brief.csv | 38 +-
11-check_regression/results-compare.csv | 6 +-
11-check_regression/results-full.csv | 2407 +-
11-check_regression/results.csv | 166 +-
11-check_regression/results.log | 2652 +-
12-update_baseline/console.log | 9286 +-
12-update_baseline/results-1.csv | 2259 +-
12-update_baseline/results-brief.csv | 38 +-
12-update_baseline/results-compare.csv | 6 +-
12-update_baseline/results-full.csv | 2259 +-
12-update_baseline/results.csv | 166 +-
12-update_baseline/results.log | 1992 +-
console.log | 138497 +++++++++++++------------
jenkins/manifest.sh | 22 +-
results | 2 +-
results_id | 2 +-
30 files changed, 148333 insertions(+), 147590 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (257edc6db943 -> 585e0cc08069)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig
in repository toolchain/ci/linux.
from 257edc6db943 Linux 5.4.26
adds 536942bf70b5 netfilter: hashlimit: do not use indirect calls during gc
adds f6fccb0a0e59 netfilter: xt_hashlimit: unregister proc file before relea [...]
adds f3c478104a9a drm/amdgpu: Fix TLB invalidation request when using semaphore
adds 20eed7692749 ACPI: watchdog: Allow disabling WDAT at boot
adds 65b44497414b HID: apple: Add support for recent firmware on Magic Keyboards
adds 87bd74b77531 ACPI: watchdog: Set default timeout in probe
adds 190e929e6cba HID: i2c-hid: add Trekstor Surfbook E11B to descriptor override
adds 1bc271dd397d HID: hid-bigbenff: fix general protection fault caused by [...]
adds ccb747d805d3 HID: hid-bigbenff: call hid_hw_stop() in case of error
adds dd0d2d6ab6a2 HID: hid-bigbenff: fix race condition for scheduled work d [...]
adds c35aa36fec91 selftests/rseq: Fix out-of-tree compilation
adds a6f7e69cfafd tracing: Fix number printing bug in print_synth_event()
adds 079e9ad79410 cfg80211: check reg_rule for NULL in handle_channel_custom()
adds 6c663120ecdb scsi: libfc: free response frame from GPN_ID
adds d939f3389f9b net: usb: qmi_wwan: restore mtu min/max values after raw_i [...]
adds 5d92d834aa27 net: ks8851-ml: Fix IRQ handling and locking
adds a342bb7b9902 mac80211: rx: avoid RCU list traversal under mutex
adds 0c050d655475 net: ll_temac: Fix race condition causing TX hang
adds 6e3b69543b5e net: ll_temac: Add more error handling of dma_map_single() calls
adds c2cffaea4fde net: ll_temac: Fix RX buffer descriptor handling on GFP_AT [...]
adds 74886a6d9de8 net: ll_temac: Handle DMA halt condition caused by buffer [...]
adds 74c77d6a4ea9 blk-mq: insert passthrough request into hctx->dispatch directly
adds bbf3acbb8a77 drm/amdgpu: fix memory leak during TDR test(v2)
adds fd1f29f2a824 kbuild: add dtbs_check to PHONY
adds df8e98b00941 kbuild: add dt_binding_check to PHONY in a correct place
adds d1984c92f072 signal: avoid double atomic counter increments for user ac [...]
adds 4d6ee3123d65 slip: not call free_netdev before rtnl_unlock in slip_open
adds 1c7dde0a9bfc net: phy: mscc: fix firmware paths
adds 65340b196811 hinic: fix a irq affinity bug
adds e6f52d5ce172 hinic: fix a bug of setting hw_ioctxt
adds cfc7f5fe5c61 hinic: fix a bug of rss configuration
adds 006cd2426a05 net: rmnet: fix NULL pointer dereference in rmnet_newlink()
adds 8a027eee62f7 net: rmnet: fix NULL pointer dereference in rmnet_changelink()
adds 002b4bd9b51d net: rmnet: fix suspicious RCU usage
adds 5ce5e95d72f1 net: rmnet: remove rcu_read_lock in rmnet_force_unassociat [...]
adds 835bbd892683 net: rmnet: do not allow to change mux id if mux id is duplicated
adds 8eccc6d06ea1 net: rmnet: use upper/lower device infrastructure
adds 34c550ebb219 net: rmnet: fix bridge mode bugs
adds e2b8b042c98b net: rmnet: fix packet forwarding in rmnet bridge mode
adds 99746e92fa4c sfc: fix timestamp reconstruction at 16-bit rollover points
adds dbce8292217a jbd2: fix data races at struct journal_head
adds 235fb892d846 blk-mq: insert flush request to the front of dispatch queue
adds 881876bee657 net: qrtr: fix len of skb_put_padto in qrtr_node_enqueue
adds 1a9e78628d44 ARM: 8957/1: VDSO: Match ARMv8 timer in cntvct_functional()
adds 47b6d269dbbd ARM: 8958/1: rename missed uaccess .fixup section
adds ae119b7e1247 mm: slub: add missing TID bump in kmem_cache_alloc_bulk()
adds 5d961582ea88 HID: google: add moonball USB id
adds 1dc67950e2d1 HID: add ALWAYS_POLL quirk to lenovo pixart mouse
adds 81e0dac3780a ARM: 8961/2: Fix Kbuild issue caused by per-task stack pro [...]
adds 20ba40d262b0 ipv4: ensure rcu_read_lock() in cipso_v4_error()
adds 585e0cc08069 Linux 5.4.27
No new revisions were added by this update.
Summary of changes:
Documentation/admin-guide/kernel-parameters.txt | 4 +
Makefile | 5 +-
arch/arm/Makefile | 4 +-
arch/arm/boot/compressed/Makefile | 4 +-
arch/arm/kernel/vdso.c | 2 +
arch/arm/lib/copy_from_user.S | 2 +-
block/blk-flush.c | 2 +-
block/blk-mq-sched.c | 44 ++++-
block/blk-mq.c | 18 +-
block/blk-mq.h | 3 +-
drivers/acpi/acpi_watchdog.c | 12 +-
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 5 +-
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 8 +-
drivers/gpu/drm/amd/powerplay/smu_v11_0.c | 6 +-
drivers/hid/hid-apple.c | 3 +-
drivers/hid/hid-bigbenff.c | 31 ++-
drivers/hid/hid-google-hammer.c | 2 +
drivers/hid/hid-ids.h | 2 +
drivers/hid/hid-quirks.c | 1 +
drivers/hid/i2c-hid/i2c-hid-dmi-quirks.c | 8 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.c | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_dev.h | 2 +-
drivers/net/ethernet/huawei/hinic/hinic_hw_if.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_hw_qp.h | 1 +
drivers/net/ethernet/huawei/hinic/hinic_main.c | 3 +-
drivers/net/ethernet/huawei/hinic/hinic_rx.c | 5 +-
drivers/net/ethernet/micrel/ks8851_mll.c | 14 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.c | 186 +++++++++---------
drivers/net/ethernet/qualcomm/rmnet/rmnet_config.h | 3 +-
.../net/ethernet/qualcomm/rmnet/rmnet_handlers.c | 7 +-
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.c | 8 -
drivers/net/ethernet/qualcomm/rmnet/rmnet_vnd.h | 1 -
drivers/net/ethernet/sfc/ptp.c | 38 +++-
drivers/net/ethernet/xilinx/ll_temac.h | 4 +
drivers/net/ethernet/xilinx/ll_temac_main.c | 209 +++++++++++++++++----
drivers/net/phy/mscc.c | 4 +-
drivers/net/slip/slip.c | 3 +
drivers/net/usb/qmi_wwan.c | 3 +
drivers/scsi/libfc/fc_disc.c | 2 +
drivers/watchdog/wdat_wdt.c | 23 +++
fs/jbd2/transaction.c | 8 +-
kernel/signal.c | 23 ++-
kernel/trace/trace_events_hist.c | 32 +++-
mm/slub.c | 9 +
net/ipv4/cipso_ipv4.c | 7 +-
net/mac80211/rx.c | 2 +-
net/netfilter/xt_hashlimit.c | 36 +---
net/qrtr/qrtr.c | 2 +-
net/wireless/reg.c | 2 +-
tools/testing/selftests/rseq/Makefile | 2 +-
50 files changed, 560 insertions(+), 247 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (85c30f3374d -> 71f8b78d897)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig
in repository toolchain/ci/llvm-project.
from 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
adds c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
adds 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
adds b6d9bfd180c [gn build] Port 0f4c70dd3ec
adds ff3aae69084 Fix Wdocumentation warning. NFCI.
adds a6787244010 Fix Wdocumentation warning. NFCI.
adds 770df904512 [clang-tidy] my work: fix sphinx docs
adds f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
adds d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
adds f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
adds d260a10d98d [clang] Fix crash during template sema checking
adds 49ccb32fd41 Update ConversionToLLVMDialect.md
adds f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
adds 73cf8abbe69 [ADT] Implement the Waymarking as an independent utility
adds 9ab0c9a6440 [gn build] Port 73cf8abbe69
adds 7a62ea3889b [ValueTracking] Short-circuit computeKnownBitsAddSub(); NFCI
adds 4ceade04284 [X86] Combine concat(shufps,shufps) -> shufps(concat,concat)
adds be41a98ac22 tsan: fix deadlock with pthread_atfork callbacks
adds 05880fc9ae7 [libc++] fix some non-modular tests
adds deb51033784 [libc++] Rework buildbot configuration for the greater good.
adds c0e1135fb08 [libc++] Fix URL to llvm github
adds 601d25cb736 [obj2yaml] - Simplify and reduce `ELFDumper<ELFT>::dumpSect [...]
adds 684ee2057f5 [clang/docs] Fix various sphinx warnings/errors in docs.
adds 7a3d994880c [X86][AVX] Add HADDPD test case for PR44694
adds 25eb9056d7f [X86] getTargetShuffleAndZeroables - add insert_subvector(u [...]
adds 2d712fb7558 [InstCombine] Add ctpop -> cttz combine tests (PR43513)
adds 920d90f9663 The generated code does not need to check for a null Decl; NFC.
adds 90c74435d36 [libc++] tolerate missing diagnostic with modules enabled
adds 34fd007aaf8 Revert "[ADT] Implement the Waymarking as an independent utility"
adds d779ee152ce [gn build] Port 34fd007aaf8
adds d1739f1e2f2 [X86] Add test for v4i8 loop sad pattern.
adds d477df59cf4 [MLIR][NFC] fix memref type doc comment on dynamic shape
adds a1e02753c0e [X86] Add nonloop v64i8 test to sad.ll.
adds 38a8760b99b [ORC] Move ostream operators for debugging output out of Core.h.
adds b5eafda8d3e Revert "EHScopeStack::Cleanup has virtual functions so the [...]
adds b4456436321 [X86] Delete unneeded X86ELFTargetObjectFile::Initialize. NFC
adds 140d6245af2 Delete TargetLoweringObjectFile::Ctx
adds 71f8b78d897 [AsmPrinter] Simplify AsmPrinter::emitXXStructorList after D61547
No new revisions were added by this update.
Summary of changes:
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 3 +
.../clang-tidy/bugprone/CMakeLists.txt | 1 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +++++
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 ++
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
clang-tools-extra/docs/ReleaseNotes.rst | 18 +
.../bugprone-spuriously-wake-up-functions.rst | 29 ++
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
clang-tools-extra/docs/clang-tidy/checks/list.rst | 3 +
.../bugprone-spuriously-wake-up-functions.c | 164 +++++++
.../bugprone-spuriously-wake-up-functions.cpp | 191 ++++++++
clang/docs/InternalsManual.rst | 2 +-
clang/docs/LanguageExtensions.rst | 2 +-
clang/docs/OpenMPSupport.rst | 4 +-
clang/docs/analyzer/checkers.rst | 4 +-
clang/docs/analyzer/developer-docs/DebugChecks.rst | 2 +-
clang/include/clang/Basic/AttrDocs.td | 16 +-
clang/include/clang/Basic/BuiltinsWebAssembly.def | 4 +
clang/include/clang/Basic/DiagnosticGroups.td | 2 +-
clang/lib/CodeGen/CGBuiltin.cpp | 9 +
clang/lib/CodeGen/EHScopeStack.h | 2 +-
clang/lib/Sema/SemaChecking.cpp | 13 +-
clang/lib/Sema/SemaDeclCXX.cpp | 1 -
clang/test/CodeGen/builtins-wasm.c | 24 +
...-memcpy-inline.c => builtins-memcpy-inline.cpp} | 6 +
clang/utils/TableGen/ClangAttrEmitter.cpp | 4 +-
compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 9 +
compiler-rt/test/tsan/pthread_atfork_deadlock2.c | 49 ++
.../array/array.creation/to_array.fail.cpp | 2 +-
.../std/containers/sequences/deque/types.pass.cpp | 2 +
.../std/containers/sequences/list/types.pass.cpp | 2 +
.../std/containers/sequences/vector/types.pass.cpp | 2 +
libcxx/utils/docker/debian9/buildbot/Dockerfile | 40 ++
.../docker/debian9/buildbot/buildbot-auth.json | 4 +
.../docker/debian9/buildbot/docker-compose.yml | 19 +
.../debian9/buildbot/install-gcloud-agents.sh | 11 +
.../docker/debian9/buildbot/install-packages.sh | 35 ++
.../debian9/{scripts => }/buildbot/run_buildbot.sh | 41 +-
libcxx/utils/docker/debian9/compilers.yml | 174 -------
.../docker/debian9/compilers/clang.Dockerfile | 19 -
.../debian9/compilers/compiler-zoo.Dockerfile | 37 --
.../utils/docker/debian9/compilers/gcc.Dockerfile | 24 -
libcxx/utils/docker/debian9/docker-compose.yml | 14 -
.../docker/debian9/llvm-buildbot-worker.Dockerfile | 23 -
.../docker/debian9/llvm-builder-base.Dockerfile | 47 --
.../docker/debian9/scripts/build_gcc_version.sh | 108 -----
.../docker/debian9/scripts/build_llvm_version.sh | 106 -----
.../scripts/buildbot/docker_start_buildbots.sh | 8 -
.../debian9/scripts/install_clang_packages.sh | 81 ----
llvm/include/llvm/ExecutionEngine/Orc/Core.h | 75 +--
llvm/include/llvm/ExecutionEngine/Orc/DebugUtils.h | 69 +++
.../include/llvm/ExecutionEngine/Orc/Speculation.h | 1 +
llvm/include/llvm/MC/MCObjectFileInfo.h | 1 +
.../include/llvm/Target/TargetLoweringObjectFile.h | 3 -
llvm/lib/Analysis/ValueTracking.cpp | 14 +-
llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 15 +-
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 4 +-
llvm/lib/ExecutionEngine/Orc/Core.cpp | 284 +-----------
llvm/lib/ExecutionEngine/Orc/DebugUtils.cpp | 276 +++++++++++
llvm/lib/ExecutionEngine/Orc/Layer.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 1 +
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
llvm/lib/Target/TargetLoweringObjectFile.cpp | 7 +-
llvm/lib/Target/X86/X86ISelLowering.cpp | 43 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 5 -
llvm/lib/Target/X86/X86TargetObjectFile.h | 1 -
.../Transforms/InstCombine/InstCombineCalls.cpp | 30 +-
llvm/test/CodeGen/X86/funnel-shift.ll | 64 +++
llvm/test/CodeGen/X86/haddsub-undef.ll | 28 ++
llvm/test/CodeGen/X86/masked_store_trunc.ll | 18 +-
llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 36 +-
llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 30 +-
llvm/test/CodeGen/X86/pr40891.ll | 6 +-
llvm/test/CodeGen/X86/sad.ll | 509 +++++++++++++++++++++
llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 2 +-
llvm/test/CodeGen/X86/var-permute-256.ll | 50 +-
llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-mul.ll | 4 +-
llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 6 +-
llvm/test/CodeGen/X86/vector-trunc-math.ll | 240 ++++------
llvm/test/CodeGen/X86/vector-trunc-packus.ll | 40 +-
llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 34 +-
llvm/test/CodeGen/X86/vector-trunc-usat.ll | 26 +-
llvm/test/CodeGen/X86/vector-trunc.ll | 58 +--
.../ExecutionEngine/OrcMCJIT/test-global-ctors.ll | 4 +-
llvm/test/Transforms/InstCombine/ctpop-cttz.ll | 69 +++
llvm/tools/obj2yaml/elf2yaml.cpp | 246 ++++------
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 +
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/include/mlir/IR/StandardTypes.h | 4 +-
93 files changed, 2271 insertions(+), 1599 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
rename clang/test/Sema/{builtins-memcpy-inline.c => builtins-memcpy-inline.cpp} (86%)
create mode 100644 compiler-rt/test/tsan/pthread_atfork_deadlock2.c
create mode 100644 libcxx/utils/docker/debian9/buildbot/Dockerfile
create mode 100644 libcxx/utils/docker/debian9/buildbot/buildbot-auth.json
create mode 100644 libcxx/utils/docker/debian9/buildbot/docker-compose.yml
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-gcloud-agents.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-packages.sh
rename libcxx/utils/docker/debian9/{scripts => }/buildbot/run_buildbot.sh (72%)
delete mode 100644 libcxx/utils/docker/debian9/compilers.yml
delete mode 100644 libcxx/utils/docker/debian9/compilers/clang.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/compiler-zoo.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/gcc.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/docker-compose.yml
delete mode 100644 libcxx/utils/docker/debian9/llvm-buildbot-worker.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/llvm-builder-base.Dockerfile
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_gcc_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_llvm_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/docker_start_buildbots.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/install_clang_packages.sh
create mode 100644 llvm/test/Transforms/InstCombine/ctpop-cttz.ll
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (16e3731 -> 4ca7213)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig
in repository toolchain/ci/base-artifacts.
discards 16e3731 0: update: llvm-linux: 18069
new 4ca7213 0: update: llvm-linux: 18069
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (16e3731)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 70 +-
02-build_llvm/console.log | 12756 +++++++++++++++++------------------
03-build_linux/console.log | 892 +--
05-check_regression/console.log | 12 +-
06-update_baseline/console.log | 32 +-
console.log | 13769 +++++++++++++++++++-------------------
jenkins/manifest.sh | 12 +-
regressions.txt | 2 +-
8 files changed, 13739 insertions(+), 13806 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (4d0339aecb6 -> 38a8760b99b)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO
in repository toolchain/ci/llvm-project.
from 4d0339aecb6 High-Level Code-Review Documentation Update
adds fa913f8980d Add the CodeReview Documentation to GettingInvolved TOC
adds c1a97e992da Revert "Revert "[GlobalISel][Localizer] Enable intra-block [...]
adds 91153e0624b [mlir][NFC] remove stray decl of toAffineExpr, rename for r [...]
adds c3108404c19 [mlir][nfc] Fix building mlir_c_runner_utils for Windows
adds 320f0b00368 [mlir] Change EffectKind in unsigned for bitfield to avoid [...]
adds 01c48d7d11e [Attributor] Fold terminators before changing instructions [...]
adds 498e37e786e [DebugInfo]: Added DWARFv5 macro header flags and correspon [...]
adds 564f5eed1a3 [InstCombine] add test for gep (select),... (PR45084); NFC
adds 89fdee87f7f [InstCombine] regenerate complete test checks; NFC
adds 4cfb4afb705 [InstCombine] Highlight tests using expensive combines; NFC
adds 2904a332fe3 [InstCombine] Add additional known bits folding tests; NFC
adds d2dab92f017 [InstSimplify] Add tests for "returned" attribute; NFC
adds f2419adc48c [InstCombine] Regenerate test checks; NFC
adds a4e71f01c08 Assume ieee behavior without denormal-fp-math attribute
adds 51a466a61f5 [InstCombine] Fix known bits handling in SimplifyDemandedUseBits
adds 172d564c738 [lldb] Un-XFAIL two tests on NetBSD
adds 8c70c42be25 Fix MLIR clang-tidy: when tweaking it does not inherit from [...]
adds ec1d1f6ae70 [X86] Use MVT instead of EVT in a couple shuffle lowering f [...]
adds 118b057f126 [SYCL] Driver option to select SYCL version
adds a5704f92b83 [Sema] Initialize IsSurrogate
adds 0dfcb23b050 [NFC][Test commit] Remove redundant point in docs
adds 2b17438a92e [Index/USRGeneration] Make sure that ObjC properties in cat [...]
adds bc65b686618 [X86] Add a DAG combine to turn vbroadcast(vzload X) -> vbr [...]
adds d41ea65ee8e [X86] Add DAG combines to enable removing of movddup/vbroad [...]
adds d81d451442d [X86] Add DAG combine to replace vXi64 vzext_movl+scalar_to [...]
adds 2a41b31fcdf [Sema] Add -Wpointer-to-enum-cast and -Wvoid-pointer-to-enum-cast
adds 1348ca40462 [libc] [NFC] Use matchers in tests
adds 29e1a16be82 [NFC] Let mangler accept GlobalDecl
adds fe73d36f232 Fix lldb build failure due to clang mangler change
adds 46126a30f26 [NFC][PowerPC] Remove the repeated definition for some Inst [...]
adds 0bec7e47d0a Revert "[NFC][PowerPC] Remove the repeated definition for s [...]
adds 70e4fb8a539 [X86] Add DAG combine to turn (vzext_movl (vbroadcast_load) [...]
adds 84056394e97 [AssumeBundles] Add API to query a bundles from a use
adds 57c964aaa76 [AssumeBundles] Move to IR so it can be used by Analysis
adds 9800543aeda [gn build] Port 57c964aaa76
adds b0f3d49a05c [NFC][PowerPC] Order the MTSTR/MFSPR InstAlias definetion by SPR
adds b827a95b874 [VectorCombine] add tests for wider vectors; NFC
adds a69158c12ac [VectorCombine] fold extract-extract-op with different extr [...]
adds be5435e0328 [ARM] MVE VMULL tests. NFC
adds 073dbaae397 Fix GCC warnings. NFC.
adds fc3c80c3864 [ASTMatchers] adds isComparisonOperator to BinaryOperator a [...]
adds 07d68c24aa1 [X86] Remove isel patterns that matched vXi16 X86VBroadcast [...]
adds 82e9160aabb [MLIR][Affine] NFC: add convenience method for affine data [...]
adds 5e080dff756 [MLIR] NFC: modernize affine loop fusion test cases
adds bdcbdb48482 [Attributor] Deduction based on path exploration
adds 129c8b8081f add extern "C" to __errno_location's definition if in __cpl [...]
adds 223a43ee8d8 [clang-tidy] [NFC] Remove unnecessary matchers
adds ee4dc980c03 [lldb/test] Remove skip arm/aarch64 decorator from instruct [...]
adds f7e6f5f8e30 [ExpandMemCmp] Properly constant-fold all compares.
adds 2ce821cbc90 Fix build failure from rG223a43ee8d89
adds 6518b72f93f [ExpandMemCmp] Properly constant-fold all compares.
adds ce1a86251bb [Analyzer][StreamChecker] Check for opened stream before op [...]
adds 2c36c23f347 Recommit "[Driver] Default to -fno-common for all targets"
adds c8cd1a994d2 [AArch64] Add support for Fujitsu A64FX
adds 25f2639fab1 [OpenCL] Fix 'any' and 'all' builtins
adds f35d112efdb Revert "Recommit "[Driver] Default to -fno-common for all t [...]
adds 8d67bcf93c1 [ASTImporter] Added visibility check for variable templates.
adds 59a960b83c2 [analyzer] Skip analysis of inherited ctor as top-level function
adds c15c68abdc6 [CallSiteInfo] Enable the call site info only for -g + opti [...]
adds 6d2032e259c [WPD] Provide a way to prevent functions from being devirtualized
adds 62af02e76fe [XRay] Sanitize DOT labels in graph output
adds af3db4e9aa8 [lldb] Reduce duplication in the Disassembler class
adds 0cd7a32522f [NFC][DebugInfo] Refactor address advancing operations to s [...]
adds 8732192bbaf [DebugInfo] Report unsupported maximum_operations_per_instr [...]
adds 6e0c9e46967 [DebugInfo] Prevent crash when .debug_line line_range is zero
adds 684d6fdee20 [DebugInfo] Add check for .debug_line minimum_instruction_l [...]
adds 6ba0a4ec3bb [clangd][vscode] Enable dot-to-arrow fixes in clangd completion.
adds c0b1af68784 [lldb] Return Unwinder& from Thread::GetUnwinder
adds b4c3a76d8f6 [pstl] Clean up parameter uglifications
adds 57f70d18770 [Analyzer] Mark constant member functions const in CheckerManager
adds 24b1831ebfb [lldb] Fix windows&freebsd builds for c0b1af68
adds 44205891ed1 [Hexagon] Fix match pattern in a testcase
adds 3147342ae7e [MLIR] Change custom printer/parser for loop.parallel and l [...]
adds e669d81715b [clangd] Bump vscode-clangd v0.0.21.
adds 6d026c89dc6 [llvm-objdump][test] Move binary format specific tests unde [...]
adds 34d7143b035 [lldb] Fix windows build, second attempt
adds 0d673be13a3 [llvm-objdump] Rename --disassemble-functions to --disassem [...]
adds 2fed3ca3b5c [lld] Add .clang-tidy to customize readability-identifier-n [...]
adds 7b661608287 Fix Target Multiversioning renaming.
adds 92b5b980d2e [ELF] Postpone evaluation of ORIGIN/LENGTH in a MEMORY command
adds 2b6ad82f8d0 [lldb/test] Fix arch arm for 32-bit armv7l/armv8l
adds 58884eb6489 [analyzer][NFC] Refactor the checker registration unit test file
adds 882f589e20d Revert "[AssumeBundles] Move to IR so it can be used by Analysis"
adds 3b64bf7b014 [gn build] Port 882f589e20d
adds daf686b7b93 [AMDGPU] Remove unused SchedWrite class
adds c3d981aebab [RISCV] Add new SchedRead SchedWrite
adds cdeeb548bbe [ARM,CDE] Implement CDE feature test macros
adds d1186fcb042 [mlir] [ExecutionEngine] add option to enable/disable GDB n [...]
adds 0e93f3b0a06 [Polly] Replace use of std::stringstream. NFC.
adds c494ff05ed5 [mlir] NFC - Add predicates and types for VectorOfRank
adds 12ba989eeff [lldb/Process] Update ThreadKDP for API change
adds 55622fd4f31 [mlir][LLVM] Add remaining llvm.matrix intrinsics
adds 90322403c20 [mlir][Vector] Allow lowering of vector.shape_cast 2D <-> 1D
adds b28ed9cec8d [clang-format] cleanup from D75517
adds 3486cc014b2 [clang-tidy] Generalize HeaderFileExtensions.{h,cpp}. NFC
adds 47caa69120e [clang-tidy] Use ; as separator for HeaderFileExtensions
adds 63b683a8168 [mlir][Vector] Add a vector.matrix_multiply op on 1-D vectors
adds eb682b80274 [clang-format] C# does not indent braced initializers as co [...]
adds 843a9778fcd Add a warning for builtin_return_address/frame_address with [...]
adds 829d377a98f [InstSimplify] Don't simplify musttail calls
adds c3ca6876ed0 [InstCombine] Don't simplify calls without uses
adds e5205074df0 Move Spiller.h from lib/ directory path to include/CodeGen. NFC
adds a8f76e99ba5 Fix indentation using clang-format for Spiller.h. NFC Spill [...]
adds 45555c38192 [InstSimplify] Simplify calls with "returned" attribute
adds 90e791d732d Add test missed in r843a9778fcd5
adds 4a1b6b0057f [gn build] Port 3486cc014b2
adds cb3f20d27c9 [clang-format] Correct indentation for `[key] = value,` ent [...]
adds c71ef7a85d2 Drop HEADER_ per review feedback on D74669
adds 8fc9eea43a9 Test that volatile load type isn't changed
adds 3dcc0db15e3 [X86] Teach combineToExtendBoolVectorInReg to create opport [...]
adds 4b130b883d4 [X86][SSE] SimplifyDemandedVectorEltsForTargetNode - reduce [...]
adds f4076ad6407 [www] cxx_status: Update title to mention C++20
adds dfaafbab468 [www] cxx_status: Update Reflection TS to Cologne draft
adds 97d8d6ab382 [libc++] Enable std::function ABI bug demonstration on Appl [...]
adds 2ab8065df61 [AArch64][SVE] Add missing fp16 DestructiveInstType tests
adds e4dfc9f5bda Fix the type of the capture passed to LambdaIntroducer::add [...]
adds 209094eeb6c AMDGPU/GlobalISel: Start matching s_lshlN_add_u32 instructions
adds cc8390bfe30 Permit attribute 'used' with 'target' multiversioning.
adds d0ca1041ba0 [Hexagon] Refactor handling of circular load/store builtins, NFC
adds 71269a1f172 [lldb] Add .clang-tidy with customization to disable readab [...]
adds 156a1b59dfa AMDGPU: Make signext/zeroext behave more sensibly over > i32
adds 3d9a0445cce Recommit #2 "[Driver] Default to -fno-common for all targets"
adds eb41627799b AMDGPU/GlobalISel: Improve handling of illegal return types
adds a50c031fab6 [mlir][ods] Fix AnyInteger predicate
adds 1f5b471b8bf [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...]
adds 51d7f645448 Don't emit pointer to int cast warnings under -Wmicrosoft-cast
adds 3262319806d Fix typo in gn files
adds 22c457a869d [HIP] Fix device stub name
adds e32f8ef9277 Follow up of 3d9a0445cce3, clang driver defaulting to -fno-common
adds 6bfd10ff80a Fix internal links in Kaleidoscope tutorial
adds c7b2e7f5274 [AMDGPU] Fix scheduling info for terminator SALU instructions
adds 6309334b957 [OPENMP50]Codegen for depobj dependency kind.
adds 1e0669bfe05 [clang-tidy] New check: bugprone-suspicious-include
adds 78ad24bff66 [gn build] Port 1e0669bfe05
adds 698a1271292 release notes: fix new check name
adds d75be4c06a7 [gn] Use ghash if using clang & LLD together to make PDBs
adds 2e9d33bccd5 Add missing list.rst entry
adds 56a32fb648f [tests] Add long nop test coverage for intel platforms
adds 3cabd173a1e [ObjC] Dynamic type resolution logging should go to the types log.
adds a3c4e6b44a1 [AppleObjC2RuntimeV2] Remove dead code. NFC.
adds 9d389f78589 [AppleObjCRuntimeV2] Fix a typo. Evalulate -> evaluate.
adds 7fbf15a8f2d [CodeGenObjC] Privatize some ObjC metadata symbols
adds 54d82255fd2 Change tests to use -S instead of -c to work when an extern [...]
adds 52bbdad7d63 [clang-tidy][docs] Post-commit feedback on D74669
adds 20dfcf189d2 [cmake] By default do not build compiler-rt with PGO
adds cfc3e7f458f [cmake] Strip quotes in compiler-rt/lib/crt; error if checks fail
adds b10c6625145 [mlir][SideEffects] Replace the old SideEffects dialect int [...]
adds d93303b783b [ASan] Enable set_shadow_test.c on Windows.
adds 2669e41b7b9 PR45083: Mark statement expressions as being dependent if t [...]
adds 51fab8f36f4 Mark test function as 'weak' to prevent interprocedural CSE.
adds 6333cc2a12d Revert "PR45083: Mark statement expressions as being depend [...]
adds bb0ec1daff1 [x86][slh][NFC] Rm redundant liveness check
adds 174c3eb69f1 [x86][slh] Move isDataInvariant* functions
adds 77eec38626c [ASTMatchers] Add hasAnyOverloadedOperatorName matcher
adds a7a37517751 [WebAssembly] Fixed FrameBaseLocal not being set.
adds 97572fa6e9d [NFC] use hasAnyOperatorName and hasAnyOverloadedOperatorNa [...]
adds e241573d597 [mlir] NFC: remove IntegerValueSet / MutableIntegerSet
adds 3f981cdde90 [MC] Allow Stackmap sections after DWARF in MachO.
adds ed72bcae346 AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
adds 627bb31a28a AMDGPU/GlobalISel: Avoid illegal vector exts for add/sub/mul
adds f80c6d8dec1 Fix MLIR build when NVPTX backend is not configured in
adds fd8c1336134 [libc] Take 2: Add linux implementations of thrd_create and [...]
adds 550be40515d [libc] Add simple implementations of mtx_lock and mtx_unlock.
adds 4b8af31f634 [llvm][MIRVRegNamer] Avoid collisions across constant pool [...]
adds ef4f939d389 [X86] Remove isel patterns for (X86VBroadcast (i16 (trunc ( [...]
adds a72dc86cddd tsan: tsan_interface.h: make constants static
adds 5aa5c943f7d Reland "[DebugInfo] Enable the debug entry values feature b [...]
adds 5a101f37731 Revert "[clang-format] Correct indentation for `[key] = val [...]
adds 0c28a0938c5 [clang-format] Correct indentation for `[key] = value,` ent [...]
adds ff9ac33e1e0 [ARM][MVE] Validate tail predication values
adds b53907bfedf [SLP] Precommit vector library test for D75878.
adds 30477197b37 [ExpandMemCmp][NFC] Add more tests.
adds 20a3d64c888 [Analyzer][NFC] Change parameter of NoteTag lambdas to Path [...]
adds 18c19441d10 [X86][AVX] combineX86ShuffleChain - combine binary shuffles [...]
adds f0de8d09409 [Arm] Do not lower vmax/vmin to Neon instructions
adds 0bba37a3202 [AArch64][SVE] Add SVE intrinsics for address calculations
adds 39e1a90784b [AMDGPU] SI_INDIRECT_DST_V* pseudos expansion should place [...]
adds b9b96adcf57 [X86][SSE] Add SSE41 coverage for fmaxnum/fminnum tests
adds 0b1dc6016f1 [CostModel][X86] Add fmaxnum/fminnum costs tests
adds 9b05596eff2 [SLPVectorizer][X86] Add fmaxnum/fminnum tests
adds 3e47f87e644 [NFC][llvm-dwarfdump] Always use 'const Twine &'
adds 5cbddf7cbc1 [X86][SSE] Add more accurate costs for fmaxnum/fminnum codegen
adds 6e2804ce6ba [LLD] Add support for --unique option
adds 1fc5be06694 [NFC] Tweak OptionsUtils
adds d00dff88b40 [lldb] Make UnwindLLDB a non-plugin
adds 1ca1e08e754 [lldb] Break up CommandObjectDisassemble::DoExecute
adds 2d6ecf46483 [SLP] Support vectorizing functions provided by vector libs.
adds 5b465ad2902 [InstCombine] add/adjust tests for select-gep; NFC
adds 467eec09109 [InstCombine] fold gep-of-select-of-constants (PR45084)
adds 6b37c476a2d [lldb] Improve test failure messages in vscode tests
adds e71fb46a8fd [TargetLowering] SimplifyDemandedVectorElts - add DemandedE [...]
adds 6e60e1025f3 [InstCombine] regenerate test checks; NFC
adds c2dafe12dc2 [SimplifyCFG] Skip merging return blocks if it would break [...]
adds 47edf5bafb8 [ARM,CDE] Generalize MVE intrinsics infrastructure to support CDE
adds 877073bc1c4 [gn build] (manually) merge 47edf5bafb
adds 714466bf367 Revert "[clang-tidy] New check: bugprone-suspicious-include"
adds c8c14d979ab [InstCombine] Support vectors in SimplifyAddWithRemainder.
adds 14219aa442a [gn build] Port 714466bf367
adds 62ff9960d33 [SystemZ] Improve foldMemoryOperandImpl().
adds a3140500650 [ARM][MVE] VFMA and VFMS validForTailPredication
adds 67cfbec7461 AMDGPU/GlobalISel: Insert readfirstlane on SGPR returns
adds 4b4e5d41ec0 [PSI] Add tests for is(Hot|Cold)FunctionInCallGraphNthPercentile.
adds 417fe39be54 [X86][SSE] Add some extract+insert shuffle tests
adds e6a7e3b5e3e [X86][SSE] matchShuffleWithSHUFPD - add support for unary s [...]
adds c8ede5e4858 [X86][SSE] getFauxShuffleMask - add support for INSERT_VECT [...]
adds f7c4d796ba6 [compiler-rt] Define ElfW() macro if it's not defined
adds d871ef4e6ad [instcombine] remove fsub to fneg hacks; only emit fneg
adds 71ffac21f74 [OPENMP]Fix PR45132: OpenMP doacross loop nest with a decre [...]
adds 3dabad1af38 [VE] Target-specific bit size for sjljehprepare
adds a4cde9ad7b6 Fixed [AssumeBundles] Move to IR so it can be used by Analysis
adds a1224432cad [gn build] Port a4cde9ad7b6
adds 43606efb684 Suppress an "unused variable" warning in release build
adds 39eebe68b59 [clangd] Use a separate RunningTask flag instead of leaving [...]
adds 247a177cf78 Give helpers internal linkage. NFC.
adds 5d3d84b5cd4 [libc++abi] NFC: Fix typo in comment
adds d67cf7a0a97 Rework findUnwindSectionsByPhdr to be more optimal.
adds 66945b62f42 Add Optional overload to DiagnosticBuilder operator <<
adds 57a2eaf3c1a Revert "[modules] Do not cache invalid state for modules th [...]
adds 936fc55bd46 [MLIR] Add custom option parser type to PassOption
adds c4de8935a5c ARM: Fixup some tests using denormal-fp-math attribute
adds 9624beb38a4 [docs] Regenerate ClangCommandLineReference.rst
adds a0c0389ffbb [SimplifyLibcalls] Don't replace locked IO (fgetc/fgets/fpu [...]
adds 4a0267e3ad8 Convert a reachable llvm_unreachable into an assert.
adds 47ec8702cbc [mlir][Linalg] Revisit 0-D abstraction
adds c8f0d27ef37 [AMDGPU] Fix the gfx10 scheduling model for f32 conversions
adds 7ce1e7ab075 [mlir][NFC] Move the operation interfaces out of Analysis/ [...]
adds 153720a0a56 [mlir][NFC] Move the interfaces and traits for side effects [...]
adds 1090a830692 [mlir][vulkan-runner] Update mlir-vulkan-runner execution driver.
adds f9e63891597 [Concepts] Add FoundDecl to ConceptSpecializationExpr seria [...]
adds 7fb562c1ab3 [Concepts] Add constraints checks to isSameEntity
adds 2eff566b07d [MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu.all_red [...]
adds 5b0c60c58ea [mlir][vulkan-runner] Use std::make_tuple to create tuple
adds ebdb98f254f [clang-tidy] Move fuchsia-restrict-system-includes to porta [...]
adds 7ecc743c5de [gn build] Port ebdb98f254f
adds 484402abaca [clangd] Run clang-format on CodeComplete.cpp and SourceCod [...]
adds 445195ba6ce [clangd] Have visibleNamespaces() and getEligiblePoints() t [...]
adds 72aa619a7fe Warn of uninitialized variables on asm goto's indirect branch
adds ddfcda0256c [clang-tidy] Fix warning from my previous patch in ReleaseN [...]
adds 40568fec7e3 [CodeGen] Emit destructor calls to destruct compound literals
adds 9769e1ee9ac [Concepts] Fix incorrect DeclContext for transformed Requir [...]
adds 75af694a6da [CodeGenObjC] Place property names in __objc_methname
adds 200b20639ac AMDGPU: Use V_MAC_F32 for fmad.ftz
adds 5c845c1c50a PR45083: Mark statement expressions as being dependent if t [...]
adds a13417352ad [libc++] Properly mark std::function as deprecated in C++03
adds fde9d33f710 [libc++abi] Change __cxa_finalize return type to void
adds c0f4408d76f [mlir] Create a std op instead of chain of ops.
adds 0b017c85ca2 Revert "[libc++abi] Change __cxa_finalize return type to void"
adds ce8a1f72944 GlobalISel: Implement fewerElementsVector for G_TRUNC
adds 218dd339541 Add triple for non-x86 environments.
adds edd0dfca0db AMDGPU/GlobalISel: Refine G_TRUNC legality rules
adds aed57125220 [RuntimeDyld] Allow multi-line rtdyld-check and jitlink-che [...]
adds 337e131ca7d [RuntimeDyld][COFF] Build stubs for COFF dllimport symbols.
adds d07f9e73096 [AMDGPU] Allow struct.buffer.*.format intrinsics to accept i32
adds 4cba668ac13 Fix crash-on-invalid when trying to recover from a function [...]
adds 54928ba0ec8 [clang-tidy] Use more widely available headers for protabil [...]
adds 48121a5743b [cmake] Link libclangDaemonTweaks with clangFormat
adds 1c70dec18c7 [libunwind] Remove __FILE__ and __LINE__ from error reporting
adds 206d46a192c AMDGPU/GlobalISel: Add some tests that used to infinite loop
adds b17a81f8b23 GlobalISel: Add missing add/sub with carries to MachineIRBuilder
adds c0ad75e7587 GlobalISel: Don't try to narrow extending loads/trunc store
adds 14a1b80e044 Make IEEEFloat::roundToIntegral more standard conformant
adds 37fa9d65eaa [CodeGen][ObjC] Don't extend lifetime of ObjC pointers pass [...]
adds 4016c6b07f2 [lldb/Reproducer] Prevent crash when GDB multi-loader can't [...]
adds 5edf900da0d [NFC][Test] Format the test PowerPC/recipest.ll with update [...]
adds 2f857eadf5d [AMDGPU] Use script to generate atomic optimizations test
adds 9304decdeeb [NFC][Test] Add a PowerPC test to verify the behavior of a* [...]
adds 8a125532231 [ARM] Improve codegen of volatile load/store of i64
adds a6d3bec83fc [TTI][ARM][MVE] Refine gather/scatter cost model
adds 326bc1da45b [Object] Fix handling of large archive members
adds 8d9886f8936 [gn build] Port 326bc1da45b
adds 6d5603e2d22 [LLD][ELF] Add initial LLD LinkerScript docs page
adds b3b4727a3e7 [X86] Replace (most) X86ISD::SHLD/SHRD usage with ISD::FSHL [...]
adds d941df363d1 [NFC][ARM] Reorder some logic
adds 51cad66e97f [NFC][ARM] Add test
adds 5c917bd9a7d [clang-format] No space in `new()` and `this[Type x]` in C#
adds 1fb9c29833a [clang-format] Improved identification of C# nullables
adds f6790a1c635 Revert "[MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu [...]
adds c7380995f81 [MLIR] Add `and`, `or`, `xor`, `min`, `max` too gpu.all_red [...]
adds c422d69b1ad [LIBOMPTARGET]Fix PR45139: Bug in mixing Python and OpenMP [...]
adds 31c85ca06d7 [compiler-rt][tsan] Make fiber support in thread sanitizer [...]
adds edbf2fde14a [analyzer] Fix a strange compile error on a certain Clang-7.0.0
adds b94d4b19034 [unittests][Object] Use matching signedness for expected value
adds f3ad6eb5d3d Change to individual pretty printer classes, remove generic [...]
adds fc421d7ca3e [MLIR] Remove all-reduce lowering from GPU to NVVM. Use in- [...]
adds a2202f6a3f1 AMDGPU/GlobalISel: Manually RegBankSelect copies
adds d83ade45060 [clangd] Improve the "max limit" error message in rename, NFC.
adds 72bf26feb3a [ARM] Extra VFMA tests. NFC
adds 2150a6d0d63 [Object][unittest] Skip tests on machines with non-64 bit size_t
adds fbf41b52677 [ELF] Simplify sh_addr computation and warn if sh_addr is n [...]
adds 0396aa4c05a Add a decorator option to skip tests based on a default setting.
adds e6716418442 [GC] Remove buggy untested optimization from statepoint lowering
adds a9f15832287 [AArch64][SVE] Add the @llvm.aarch64.sve.sel intrinsic
adds 8ffdabdb61e Lazily save initialState of registers during unwind.
adds 0d7c8c07d2a [OPENMP][DOCS]Mark depobj as implemented, NFC.
adds bc6c8c4bbbe [Matrix] Add remark propagation along the inlined-at chain.
adds a46dba24fa3 [AMDGPU] Extend macro fusion for ADDC and SUBB to SUBBREV
adds ed77efeff18 [libc++] [cmake] Better diagnostics for missing abi library [...]
adds 8eb2f865c30 [CodeGenPrepare] Fold br(freeze(icmp x, const)) to br(icmp( [...]
adds ced0dd8e510 [MLIR] Guard DMA-specific logic with DMA option
adds 9801e5469b4 [AMDGPU] Disable nested endcf collapse
adds 4dde9e9b023 [llvm][CodeGen] IR intrinsics for SVE2 contiguous conflict [...]
adds 0197eac3330 Temporarily re-apply https://reviews.llvm.org/D74347
adds dc120bae46d [MLIR] Do not link mlir-cpu-runner with X86 libs
adds d8f9416fdc8 [DAG] MatchRotate - Add funnel shift by immediate support
adds accede537e6 [MLIR] Link MLIRMlirOptMain with the same libraries as mlir-opt
adds f1736f7a2a6 [clang-tidy] Mock system headers for portability-restrict-s [...]
adds 8f997b4f011 [GC] Loosen ordering on statepoint reloads to allow CSE
adds 1e0c540360e AMDGPU: Don't hard error on LDS globals in functions
adds ea960371861 Add a verification mechanism to CompilerType.
adds fa8c4c7ffa9 [InstCombine] add tests for bool math; NFC
adds fae900921b1 [InstCombine] reduce demand-limited bool math to logic
adds 10b1a87ba35 [clang-format] Add option to specify explicit config file S [...]
adds d34241a89d1 [libc++] Add SHA for C++20 Synchronization Library in ABI c [...]
adds c5c487f0d4c Revert "[clang-format] Add option to specify explicit confi [...]
adds d2f3e5f204c [mlir] Add support for non-identifier attribute names.
adds a0cacb60549 Fix conflict value for metadata "Objective-C Garbage Collec [...]
adds c915cb957dc Avoid including Module.h from ExternalASTSource.h
adds 0c06a389e59 [CUDA,clang-cl] Filter out unsupported arguments for device [...]
adds 68295b121a2 [PatternMatch] add matcher for FP infinity; NFC
adds 526a4f2ac36 Fix formatting after Module.h include adjustment, NFC
adds e08464fb450 Avoid including FileManager.h from SourceManager.h
adds e4e7e44765c Add an SDK attribute to DICompileUnit
adds fe30eb62685 [runtimes] When COMPILER_RT is enabled, consider SANITIZER [...]
adds e6eb942ffa4 [libc++abi] NFC: Simplify extern C declaration
adds 828fe7916f9 Revert "Temporarily re-apply https://reviews.llvm.org/D74347"
adds 8f525739622 [InstSimplify][SVE] Fix SimplifyInsert/ExtractElementInst f [...]
adds ee87b22a129 [libc+++] Mark two future tests as being FLAKY
adds 47359fbd2e8 Drop a StringMap.h include, NFC
adds 213aea4c583 Remove unused Endian.h includes, NFC
adds ae73ab64b66 Update debugserver test for new ostype names
adds 2b366e75d41 Make Decl::setOwningModuleID() public. (NFC)
adds 70c0a9675dc [AssumeBundles] Enforce constraints on the operand bundle o [...]
adds 27dfb2257a0 [mlir] [VectorOps] Correctly account for rank-0 affine-map [...]
adds 8527c1ed66c Added constraints on cl-options.cu test
adds 8f5e3c74b67 [PowerPC] Fix compile time issue in recursive CTR analysis code
adds d4757a6cf10 [AMDGPU] pre-commit collapse-endcf.mir. NFC.
adds d00f5632f39 [mlir] Add a simplifying wrapper for generateCopy and expose it.
adds 90dbec26326 Fix MLIR build after header change in LLVM (NFC)
adds d6497a521bb Add missing StringMap.h inclusion, apparently clangd is not [...]
adds 4977a5f50da [mlir][NFC] Use fold expressions instead of variadic class [...]
adds 981258f0d7d Add missing "llvm/Support/Host.h" header to LLVM example af [...]
adds 270b528c7c5 [libc] Add docker container for llvm-libc buildbot worker.
adds 560aa53f8fe [X86] Support intrinsics _bextr2*
adds 49d4e0e3278 Remove CMake configuration for Sphinx targets in MLIR
adds d5180ea1347 Add debug info support for Swift/Clang APINotes.
adds ab69cd0779c [X86] Support intrinsic _mm_cldemote
adds cd4c1adabea Add newly-missing include
adds 214d24e1f8e [X86] Support intrinsic _mm_broadcastsi128_si256
adds 4b87f9230bd [ORC] Add some extra debugging output.
adds 0caed13fe4a [llvm-jitlink] Fix DEBUG_TYPE string.
adds b19801640bf [ORC] Fix an overly aggressive assert.
adds c700e0317c2 [JITLink] Read symbol linkage from the correct field.
adds c4cbc580621 [NFC][PowerPC] Add a new MIR file te test ppc-early-ret pass
adds 6aebf0ee56e Specify branch probabilities for callbr dests
adds b47c9f535c8 [libc] Add initial assert definition
adds d7c5037e6b9 Prune TargetInfo.h include from ParsedAttr.h, NFC
adds af0b0e00fba [libc] [UnitTest] Add timeout to death tests
adds c4d23d88548 Add a missing include to clang unit tests
adds 8fffa40400e [GC] Remove redundant entiries in stackmap section (and tes [...]
adds 5161194fad8 Revert "Update debugserver test for new ostype names"
adds f481256bfe0 [builtins] Build for arm64e for Darwin
adds 518292dbdfc [PowerPC] Add the MacroFusion support for Power8
adds 9dd561d8b10 [gn build] Port 518292dbdfc
adds dfecec65e67 [AVR] Include AVR by default in LLVM builds
adds 9059056e273 Revert "[AVR] Include AVR by default in LLVM builds"
adds 3b984641a73 [DebugInfo] Fix build failure on the mingw
adds 629cf3c1c52 Apply update_test_check.py to CodeGenPrepare/X86/freeze-icm [...]
adds 3a503ce6631 [X86] Reduce the number of emitted fragments due to branch align
adds bbe6764711b Remove unused variable.
adds 4edd050c7e9 [ExpandMemCmp][NFC] Add more tests.
adds 4327a9b46b4 [AMDGPU] Use progbits type for .AMDGPU.disasm section
adds 6b96623dcb0 [GlobalISel] fix crash in narrowScalarExtract if DstRegs on [...]
adds 8737dc2d32e [SCEV] isHighCostExpansionHelper(): use correct TTI hooks
adds 096d5453763 [PowerPC] Add strict-fp intrinsic to FP arithmetic
adds 61211fec864 [NFC] Add filters to hasNItems and hasNItemsOrMore
adds f16f139db40 Basis of dropping uses in llvm.assume.
adds 05343588e3b [libc++] [P0646] Add feature-test macro for __cpp_lib_list_ [...]
adds b720543926c [AST] Respect shouldTraversePostOrder when traversing type locs
adds 3dc6e53c978 [LoopPeel] Turn incorrect assert into a check
adds 57e81a2f649 [clangd] Redirect documentation to clangd.llvm.org.
adds 13be27482e5 [AVR] Fix read of uninitialized variable AVRSubtarget:::ELFArch
adds d608fee8399 [ARM,MVE] Fix user-namespace violation in arm_mve.h.
adds 3f8e714e2f9 [ARM,MVE] Add intrinsics and isel for MVE fused multiply-add.
adds 4689eae8204 [X86] combineOrShiftToFunnelShift - remove shift by immedia [...]
adds d5edcb90643 [clang] Prune 'IsOMPStructuredBlock' Stmt bit
adds 2cf4b4de0c7 [AVR] Fix reads of uninitialized variables from constructor [...]
adds f31f22ef0f0 [gn build] Port d5edcb90643
adds f1ac5d2263f [SCCP] Use ValueLatticeElement instead of LatticeVal (NFCI)
adds 0fa3320931e [lldb] reject `.debug_arange` sections with nonzero segment size
adds d748e759d56 [InstSimplify] add tests for FP poison; NFC
adds e51d4df4b28 Use `grep -F` instead of deprecated fgrep.
adds dea2b93a7b6 [InstSimplify] reduce code for FP undef/nan folding; NFC
adds fa8ce7c0fab [AMDGPU] Add some funnel shift intrinsic test coverage
adds 966cad0c65d [clangd] Add README pointing to docs, bugtracker etc. NFC
adds 1e686d26898 [X86] Add FeatureFast7ByteNOP flag
adds 8ec71585719 [InstSimplify] simplify FP ops harder with FMF
adds df90a15b1ac [lldb] Clear all settings during a test's setUp
adds 592cec7087d [OpenCL] Add missing get_image_array_size builtins
adds 43252c1b17b [libcxxabi] Set LIBCXXABI_LINK_TESTS_WITH_SHARED_LIBCXX to [...]
adds a66dc755db4 [InstSimplify] simplify FP ops harder with FMF (part 2)
adds 46b9f14d712 [AArch64][SVE] Add intrinsics for non-temporal scatters/gathers
adds 8093e31e4e2 [mlir][CRunnerUtils] Enable compilation with C++11 toolchai [...]
adds e3fc6b3c346 [lldb][NFC] Fix unsigned/signed comparison warning in Symbo [...]
adds 8b39341fb09 [PowerPC][AIX] Fix printing of program counter for AIX assembly.
adds c8e1081da62 [VE][nfc] Use RRIm for RRINDm, remove the latter
adds 3e53bf5781e [PowerPC32] Fix the `setcc` inconsistent result type problem
adds 5f9fcfb29e4 Replace getAs with castAs to fix null dereference static an [...]
adds dbde39e485b Fix static analyzer null dereference warning. NFCI.
adds 7c2b3c9dda3 Replace getAs with castAs to fix null dereference static an [...]
adds eb4b5a36a63 [ELF] Move --print-map(-M)/--cref before checkSections() an [...]
adds 352f16db87f [lldb] Let OptionValueRegex::Clear set to value to the defa [...]
adds ba5500f27a2 [RAGreedy] Fix minor typo in comment. NFC
adds d9bf79f4e99 [Attributor][FIX] Add a missing dependence track in noalias [...]
adds 69993350aee ObjCMethodDecl::findPropertyDecl - fix static analyzer nul [...]
adds d6883126603 [PowerPC][AIX] Implement formal arguments passed in stack memory.
adds 2c9cf9f4ddd [clang-tidy] New check: bugprone-suspicious-include
adds e79397f5e2c [gn build] Port 2c9cf9f4ddd
adds 7420f96924a [TableGen] Move generated *Attr class methods out of line
adds fa8080376e7 [AST][SVE] Add new Type queries for sizeless types
adds b93dd677977 [gn build] Port fa8080376e7
adds 7bfc3bf39b6 Replace getAs/dyn_cast with castAs/cast to fix null derefer [...]
adds f09c7d642af [Sema][SVE] Add tests for valid and invalid type usage
adds eb2ba2ea953 [CUDA] Warn about unsupported CUDA SDK version only if it's used.
adds 39969c7d3a6 [Sema][SVE] Reject sizeof and alignof for sizeless types
adds 627b5c12068 [Sema][SVE] Reject aligned/_Alignas for sizeless types
adds adb290d9748 [Sema][SVE] Reject atomic sizeless types
adds bc9b6b33a0d [lldb/Utility] Add YAML traits for ConstString and FileSpec.
adds 36e018b9411 [mlir] Add derived attribute op interface
adds f8700db7f15 [Sema][SVE] Don't allow static or thread-local variables to [...]
adds 30804d0a3fb CFGDiff: Simplify and generalize over all graph types
adds c53c2058ffb Cache uwnind frame headers as they are found.
adds 360aff0493e [AMDGPU] Simplify nested SI_END_CF
adds eb41cc61986 [clang-tidy] Add module for llvm-libc and restrict-system-l [...]
adds c52f839e723 Revert "[SCCP] Use ValueLatticeElement instead of LatticeVa [...]
adds 814c65dedce ExecutionDomainFix - fix static analyzer out of range shift [...]
adds 336530be072 CGOpenMPRuntime::emitDeclareTargetVarDefinition - fix stati [...]
adds adeb8c54285 Replace getAs with castAs to fix null dereference static an [...]
adds 1ef0d66343d Fix unused variable warning. NFCI.
adds 26d254f0841 Sink more Attr.h inline methods, NFC
adds 3eef58991b2 Add a catch-all else case so any unanticipated configs pass [...]
adds 05334de6797 [ARM] Long shift tests. NFC
adds fe74df01a90 [lldb] Specify default value for platform.module-cache-directory
adds 4e589e6c26e [WebAssembly] Fix SIMD shift unrolling to avoid assertion failure
adds 6174fddbe3d [Hexagon] Enable init_arrays when target is linux-musl
adds 2a2d2420175 [DAGCombine] foldVSelectOfConstants - ensure constants are [...]
adds 9975dc38bf7 Defer checking for mismatches between the deletedness of an [...]
adds e91feeed21e [AMDGPU] Add ISD::FSHR -> ALIGNBIT support
adds 118abf20173 [SVE] Update API ConstantVector::getSplat() to use ElementCount.
adds dc4cd43904d [clangd] Add a textual fallback for go-to-definition
adds d184d022630 [libcxx] Enable C++17 for the benchmarks.
adds c0735b2c210 [MLIR] Update documentation for loop.reduce.
adds 9f5d9bf2470 [MLIR] Reformat LoopOps.td documentation.
adds 078776a679b [mlir] [VectorOps] Progressively lower vector.outerproduct to LLVM
adds 638b06cf298 [lldb/Utility] Replace ProcessInstanceInfoList with std::ve [...]
adds 56926a9146f Revert "[libcxx] Enable C++17 for the benchmarks."
adds d5f53253a02 [mlir][SideEffects] Mark the CFG only terminator operations [...]
adds 483f82b146f [mlir][SideEffects][NFC] Move the .td definitions for NoSid [...]
adds 7c211cf3af5 [mlir][NFC] Move the definition of AffineApplyOp to ODS
adds 907403f342f [mlir] Add a new `ConstantLike` trait to better identify op [...]
adds 0ddba0bd59c [mlir][SideEffects] Replace HasNoSideEffect with the memory [...]
adds 396a42d924d [mlir] Use llvm::ElementCount when constructing an llvm spl [...]
adds 0ce3b710b49 [lldb] Add YAML traits for ArchSpec and ProcessInstanceInfo
adds a73528649c8 [AMDGPU] Simplify exec copies
adds 246398ece71 [clang][Parse] properly parse asm-qualifiers, asm inline
adds b0f1a4e7dff [libc++abi] NFC: Move AtomicInt to cxa_guard_impl.h
adds 2411f56bfd1 [lldb/Host] Fix the Windows build
adds 214a9f0dd48 [ORC] Add a mutex to guard EHFrameRegistrationPlugin data s [...]
adds 7266a8bfeb8 [ORC] Enable exception handling in JIT'd code when using LL [...]
adds 1fdb03808b0 CodeGen: Add constexpr to Register constructors
adds ccc6e780c8f AMDGPU: Directly annotate functions if they have calls
adds f4f2706572b [ConstantFold][SVE] Fix constant folding for scalable vecto [...]
adds dcaf13a4048 CFGDiff: Fix one place where I'd left BasicBlock* hardcoded
adds 03f5f6bebd4 [gn build] (manually) port eb41cc619866e
adds 1478ed69d3d Add support for SHA256 source file checksums in debug info
adds 69ce2fd2dfd [mlir] Remove unused generator
adds e115a40f502 [mlir][spirv] Use separate attribute for (version, capabili [...]
adds 66c378d66e9 [mlir][spirv] Use larger range for target environment looku [...]
adds 9414db10906 [mlir][spirv] Add a pass to deduce version/extension/capability
adds c818c3cc96e [mlir][spirv] NFC: put SPIR-V attributes in separate files
adds 3148f10b179 [mlir][spirv] Use spv.vce in spv.module and wire up (de)ser [...]
adds 2ae5e472e64 [mlir][spirv] Use SmallVector<ArrayRef> for availability queries
adds e5c85a5a4ff [mlir][spirv] Support querying type extension/capability re [...]
adds 461566b0465 Add a test triple to avoid failure under MS ABI.
adds af7fc8c1bbc [lldb] Remove unused and too strict error_msg parameter fro [...]
adds 0bb362c1649 [ELF] --gdb-index: fix memory usage regression after D74773
adds 4a792965de0 Move more tests to globalMemCounter and reset.
adds 54d6c11a6ca [msan] Fix srcaddr handling in recvfrom interceptor.
adds a9740ff1585 Update system_error tests for more platforms.
adds a9682ccb7e7 Convert settings list into a tuple so it can be matched by [...]
adds d4a8c3f2511 Revert "Update system_error tests for more platforms."
adds 3758b858ef3 Only run frameheader_cache_test.pass.cpp on x86_64.
adds 40f4a9fdaa4 [mlir][NFC] Removed unnecessary StandardOp includes
adds 57da8f720ce Add support for XFAILing a test based on a setting.
adds e601196833b [NFC][DAGCombine] Move the fold of a*b-c and a-b*c into lam [...]
adds 8fa261ced1a [mlir][spirv] Remove unnecessary friend class declaration
adds 13def55b3f8 [Attributor] Enable test with update check lines
adds a23d7282ca7 openmp: fix memcpy memory leak
adds c480c584a0b [AVR] Include AVR by default in LLVM builds
adds 263c4a3c75a Fix compiler warning when compiling without asserts
adds 1c9c23d60ea [OpenMP][Opt][NFC] Add test case for known runtime function [...]
adds 89ecd8c149e Teach the MLIR AsmPrinter to correctly escape asm names tha [...]
adds e0a93cea56e incorporate feedback from River.
adds 1ba3d2639d1 [PowerPC][NFC] Rename instruction formats in PPCInstrPrefix.td
adds 2822852ffc4 [ELF] Correct error message when OUTPUT_FORMAT is used
adds 40815a49574 Revert "[Attributor] Enable test with update check lines"
adds a198adb4902 [Attributor] IPO across definition boundary of a function m [...]
adds 51a4c6125ca [X86] Add test cases for failures to form vbroadcastw due t [...]
adds 09c8f38924d [X86] Add isel patterns for X86VBroadcast with i16 truncate [...]
adds d0fb34dc096 [PowerPC] Replace the PPCISD:: SExtVElems with ISD::SIGN_EX [...]
adds 48b901b0e1b Add tests to Transforms/CodeGenPrepare/X86/freeze-cmp.ll be [...]
adds abc238a3c73 [libunwind] Silence warnings when __mips_hard_float is not defined
adds c39cb1c0ddc [CodeGenPrepare] Expand freeze conversion to support fcmp a [...]
adds ecd3e678bbb [clangd] Populate PreambleData::CompileCommand and make use [...]
adds f67d93dc23f [ARM] Constant long shift combines
adds db1f40d1a16 Modernize DeclTest
adds ce79c424691 [Sema] Fix location of star ('*') inside MemberPointerTypeLoc
adds f8640737d47 Refactor SourceLocationTest to `using namespace`
adds 6f3de2e53d2 [yaml2obj][obj2yaml][test] - Add base tests for relocation [...]
adds 5c68043b9fa [gn build] (manually) port ce79c4246
adds 2c6c169dbd6 [ARM] Optimise ASRL/LSRL to smaller shifts using demand bits.
adds 2e77f0cf76b Added 'const' as suggested by ClangTidy llvm-qualified-auto
adds 0ffb12ca67f [HIP] Mark kernels with uniform-work-group-size=true
adds 28ad9fc2082 [Clang][Driver] In -fintegrated-cc1 mode, avoid crashing on [...]
adds a0c15ed4605 [AArch64][SVE] Add the @llvm.aarch64.sve.dup.x intrinsic
adds fcc2238b8bf [SCEV] Add missing cache queries
adds 512767eb3fe Add CppCoreGuidelines I.2 "Avoid non-const global variables" check
adds ffe3515aa77 [ExpandMemCmp][NFC] Add more tests.
adds 73d8a324ec5 [gn build] Port 512767eb3fe
adds 86eb2c3991c Revert "[ObjC][ARC] Don't remove autoreleaseRV/retainRV pai [...]
adds cbeffa3f6c7 [SimplifyCFG] convert if-else chain to switch; NFC
adds 6bbc1737e00 TableGen: Fix typo
adds 172f1460ae0 [OPENMP]Reduce number of captured global vars.
adds 03993f3b6f4 [CMake] Explicitly specify paths to libc++abi in CrossWinTo [...]
adds 0bd3da5bfae [llvm-objdump][test] Reorganize ELF --syms tests
adds e799405e536 [llvm-objdump] --syms: print 'i' for STT_GNU_IFUNC
adds 7b74b0d4e54 [llvm-objdump] --syms: print 'u' for STB_GNU_UNIQUE
adds fe047fbccc8 [X86] LowerEXTRACT_VECTOR_ELT - pull out repeated getOperan [...]
adds 846c614f54a [X86] combineExtractWithShuffle - pull out repeated getSize [...]
adds bf990530ae0 [Attributor] Improve noalias preservation using reachability
adds 5a5a075c5b1 [LLD][ELF][Hexagon] Support GDPLT transforms
adds b285b333dcd [Attributor] Detect possibly unbounded cycles in functions
adds a7325298e1f [CodeView] Align type records on 4-bytes when emitting PDBs
adds 2451cbf07bb [lldb/Reproducers] Intercept the FindProcesses API
adds 69375fd0a30 [AssumeBundles] Preserve Information in the inliner
adds 2543567c414 [AssumeBundles] filter usefull attriutes to preserve
adds 18eae331229 [SCEV] Fix usage of invalid IP with FoldingSet
adds 17bdb7a1791 [lldb/Test] Convert stdout to str by calling decode('utf-8' [...]
adds ec3218dbee4 [X86] Add cttz/ctlz tests for i686 with CMOV target
adds a2db388dce7 [CostModel][X86] Improve ISD::CTTZ costs accounting for BSF [...]
adds 3860b2a0bd0 [clang-tidy] Update Abseil Duration Conversion check to fin [...]
adds 0c5b6e2ea56 Recommit "[SCCP] Use ValueLatticeElement instead of Lattice [...]
adds 01387c44d05 [lldb/Test] Temporarily skip TestReproducerAttach on Linux
adds 20e36f31dfc [lldb/Host] s/FindProcesses/FindProcessesImpl/ in windows/Host.cpp
adds a26bd4ec165 [TableGen] Support combining AssemblerPredicates with ORs
adds 1b86ad27a7d Use 15 byte long nops on modern Intel processors
adds e30c257811f [CVP,SCCP] Precommit test for D75055.
adds 51e53af11c2 [SimplifyCFG] fix debug print formatting; NFC
adds 94f5d73182f [SimplifyCFG] fix formatting; NFC
adds 7fe0e70eccb [SimplifyCFG] regenerate test checks; NFC
adds afc4dcee832 [SimplifyCFG] regenerate complete test checks; NFC
adds 842ea709e4e Debug Info: Store the SDK in the DICompileUnit.
adds fc1f2057450 [SLPVectorizer][SVE] Bail out early for scalable vector.
adds 89b19e89595 [SimplifyCFG] add test for chain of empty block conditional [...]
adds a213ece30bd [mlir] [VectorOps,LinAlg] Remove direct LLVM lowering for v [...]
adds 05c0d349182 [X86][SSE] Prefer trunc(movd(x)) to pextrb(x,0)
adds 478b06e6870 Revert "[ObjC][ARC] Check the basic block size before calli [...]
adds adefcc8ab5b Revert "Revert "Update system_error tests for more platforms.""
adds b50d80c1ee1 [Sema][SVE] Don't allow fields to have sizeless type
adds 14d2d8c9761 Allow site-specific test_exec_root.
adds 8c5c60a493c [Sema][SVE] Reject by-copy capture of sizeless types
adds 994c071a1b7 [Sema][SVE] Reject arrays of sizeless types
adds 32e90cbcd19 [AMDGPU] Disable endcf collapse
adds f82b32a51e2 Revert "Reland "[DebugInfo] Enable the debug entry values f [...]
adds bb8622094d7 AMDGPU: Don't handle kernarg.segment.ptr in functions
adds f71abec661e [LoopInterchange] Fix interchanging contents of preheader BBs
adds 86bba6c6410 [Sema] Use the canonical type in function isVector
adds 05749acfd36 Revert "Move more tests to globalMemCounter and reset."
adds 015b640be4c AMDGPU: Add flag to used fixed function ABI
adds bbf3ef85411 [mlir][Vector]Lower vector.contract to llvm.intr.matrix_multiply
adds 8f540dad612 [COFF] Assign unique names to autogenerated .weak.<name>.de [...]
adds c262b69dcc0 [AMDGPU] Fix endcf collapse
adds c6f1713c46e [ObjC][ARC] Don't remove autoreleaseRV/retainRV pairs if th [...]
adds 9a349d66c91 CMake: Turn LLVM_ENABLE_ZLIB into a tri-state option
adds b5aaa60962f Fix "unused variable" warning in NDEBUG builds.
adds 906a91aa4d5 [MCJIT] Check for RuntimeDyld errors in MCJIT::finalizeLoad [...]
adds 1d192e09d80 [IR] Fix formatting. NFC
adds 431df3d873e [SelectionDAGBuilder] Simplify the struct type handling in [...]
adds 42b78274111 [clangd] Add json::Object->Value conversion workaround for [...]
adds e890453d6d1 [ELF] Add test for freebsd bfdname
adds b2bb8b6cd64 [mlir] Automatically add DerivedAttribute op interface
adds 92f7e8133ae [mlir][Linalg] Implement padding for linalg.conv and loweri [...]
adds 18fc42fa337 [mlir][LLVMIR] Add a support for boolean type arguments conversion
adds 94f848d7b56 Add Builder::getI64VectorAttr.
adds b3998a0edb9 [OPENMP]Fix PR45047: Do not copy firstprivates in tasks twice.
adds b7ce8fa91ed [LLJIT] Add std::move() as a workaround for older compilers
adds ad7b930bd18 Initialize IsFast* values
adds 65fc706ddfd [SCEV] Add support for GEPs over scalable vectors.
adds b4c8608ebaa Adjust debug output for MCRelaxableFragment to include the [...]
adds aca7167535e [NFC][LoopUnrollAndJam] clang-format.
adds 9c5d0ea6784 Revert "Revert "Move more tests to globalMemCounter and reset.""
adds 7c504548cae Fix `-Wunused-variable`. NFC.
adds 755e00876cd [X86] Remove isel patterns for X86VBroadcast+trunc+extload. [...]
adds 44c3a63c74d PR45063: Fix crash on invalid processing an elaborated clas [...]
adds 83cdb654e47 [AArch64][Fix] LdSt optimization generate premature stack-popping
adds 810794ce882 PR44992 Don't crash when a defaulted <=> is in a class decl [...]
adds bf0cc6b328c [mlir][NFC] modernize / clean up some loop transform utils, [...]
adds e6f1dd40bd0 [X86] Disable nop padding before instruction following a prefix
adds 97c7be9028e [llvm-dlltool] Add a testcase to show the kind of weak exte [...]
adds f47f4c137b9 [X86] getFauxShuffleMask - merge insertelement paths
adds b236b4cb430 [yaml2obj] - Set a default value for `PAddr` property of a [...]
adds 4878aa36d4a [ValueLattice] Add new state for undef constants.
adds 0cb2f089c1f [X86] getFauxShuffleMask - pull out repeated byte sizes var [...]
adds ee862adf607 Fix signed/unsigned comparison warning.
adds 04410c565aa [clang-tidy] extend bugprone-signed-char-misuse check.
adds 103678d66a9 [mlir] Fix cross compiling MLIR
adds 3656558ceca [Hexagon] Only allow single HVX vector loads/stores in lowering
adds b8b8f04c0dd [ValueLattice] Go to overdefined in getRange() for full ranges.
adds eda58ac04cf Improve the attribute language option interface somewhat; NFCi.
adds 43959a25927 [mlir][NFC] Move the LoopLike interface out of Transforms/ [...]
adds 4df44c4f9c0 [mlir] Only treat "Alloc" effects as dead if they are for o [...]
adds dab43c85920 Remove some explicit calls to getName() when printing diagn [...]
adds 19840a307e6 Remove an unnecessary explicit 'WarnDiag'; NFC
adds 633ea07200e [Orc] Add basic OrcV2 C bindings and example.
adds ee04339b7f7 [gn build] Port 633ea07200e
adds 2ddfac06070 [Orc][examples] Actually return MainResult from main
adds f75e04bc93f [llvm-jitlink] Add -show-init-es option to dump initial Exe [...]
adds b64afadf306 [JITLink][MachO] Treat linker private symbols as hidden rat [...]
adds 1ffc5074050 [X86] Add avx512f only command lines to the vector add/sub [...]
adds a7d187d9c05 Revert "[JITLink][MachO] Treat linker private symbols as hi [...]
adds 2efeff6ac4a Test commit.
adds 4dfe92e4654 Basic Block Sections Support.
adds 9c9eb60b4b1 [JITLink][MachO] Re-apply b64afadf306, MachO linker-private [...]
adds 981f017c5c4 [ORC] Print symbol flags and materializer name in Execution [...]
adds 1e66710d392 [JITLink][AArch64] Fix incorrect capitalization in a testca [...]
adds 049bb95c5c4 [ORC] Remove an undefined static method from LLJIT.
adds 10aa7ea951e [CodeGenPrepare] Freeze condition when transforming select to br
adds 27f303924e0 Be more strict when checking existence of foo
adds 429d792f23f [mlir] Add support for generating dialect declarations via [...]
adds 650f363bd75 [ValueLattice] Add singlecrfromundef lattice value.
adds 56418042981 [DAG] MatchRotate - Add funnel shift by variable support
adds 8105935d3aa [TypeSize] Allow returning scalable size in implicit conver [...]
adds 5087ace6519 [Clang][SVE] Parse builtin type string for scalable vectors
adds caef4a81c93 [AVR] Make helper functions static. NFC.
adds 5cc9dea78a3 [tblgen] Remove unused private field. NFC.
adds 775bf626982 [SystemZ] Regenerate rotate/shift tests
adds 1ec395523d8 [Thumb2] Regenerate rotate tests
adds 3ffb5ef7b03 [PowerPC] Regenerate rotate tests
adds de5b2cfdd46 AMDGPU/GlobalISel: Add baseline test for mul
adds 79cda46e49b AMDGPU/GlobalISel: Add baseline test for mul
adds d09a46cdbc8 [gn build] (manually) port 5087ace6519
adds a1e940b1853 [Driver][test] Add a specific test file for -fmerge-all-constants
adds 47df2220a27 [gn build] (manually) port 5087ace6519 more
adds de0011abf58 [gn build] Port 5087ace6519
adds fe6037172b9 AMDGPU/GlobalISel: Add more tests for G_SADDE/G_SSUBE
adds ce33926342c AMDGPU/GlobalISel: Remove -global-isel-abort=0 from some tests
adds d3851332493 [llvm-objdump][test] Move {AArch64,X86}/macho-* to MachO/
adds 98f2bb44610 [ORC] Enable JITEventListeners in the RTDyldObjectLinkingLayer.
adds b1cdada023a [llvm-objdump][test] Move {AArch64,ARM}/* to ELF/ARM/ or Ma [...]
adds 7f5b8115acb [gn build] don't repeat arm header targets twice. no behavi [...]
adds 9c5771710e6 Revert "[ORC] Enable JITEventListeners in the RTDyldObjectL [...]
adds 6ed18eaa777 [llvm-objdump][test] Change llvm-objdump tests to use doubl [...]
adds 7f6b25ad1bb [compiler-rt] [netbsd] Add support for the MKIPFILTER=no di [...]
adds b2da1ddaef2 [X86] Add a non-zero cost for truncating v32i16->v32i8 on a [...]
adds ecd6d7254e6 [test] llvm/test/: change llvm-objdump single-dash long opt [...]
adds f0374e7db2d [test] lld/test/: change llvm-objdump single-dash long opti [...]
adds 5c3ec7dc41f [llvm-objdump] Require long options to use double-dash --lo [...]
adds f84beee9b8a [NFC][Test] Add three tests to verify the behavior of a*b-c [...]
adds a79863f2f72 Support prefix padding for alignment purposes (Relaxable in [...]
adds c94cfe6ea7f [MLIR] fix parse bound error message
adds 2059d28bfd3 [lldb/Utils] Use PYTHON_EXECUTABLE to configure lldb-dotest [...]
adds bfedb663ccf [lldb/Host] s/FindProcesses/FindProcessesImpl/ in freebsd/Host.cpp
adds 4c90a5297d1 [lldb/Process] Include Unwind.h in FreeBSDThread
adds 4ffe3ac729a Revert "[CodeGenPrepare] Freeze condition when transforming [...]
adds 6ad63606ea4 [CodeGenPrepare] Freeze condition when transforming select to br
adds 54146cbd32e [debuginfo-tests] Update test for double-dash long-option.
adds 0eba5dc80fb [analyzer] Fix modeling some library functions when UCHAR_M [...]
adds 53c2e10fb8a [Coroutines] Do not evaluate InitListExpr of a co_return
adds ad643d5e93c [Verifier] Remove invalid verifier check
adds e0ab0e6a281 [MIPS] Implement PUL.PS and PUU.PS instructions
adds 56aed6144a1 [AVR] Add a release note about the AVR backend becoming an [...]
adds d2b522f173c [NFC][X86] Simplify test cases for branch align
adds 2005c60a6bf [obj2yaml][test] - Simplify call-graph-profile-section.yaml. NFCI.
adds a2923b2a1e4 Implement CET Shadow Stack (Intel Controlflow Enforcement T [...]
adds b1a7a245ec2 [NFC][MC] Rename alignBranches* to emitInstruction*
adds c93652517c8 [DebugInfo] Handle generic type DW_OP_convert ops in llvm-d [...]
adds 8b409eabaf7 [SVE] Auto-generate builtins and header for svld1.
adds 3a5ddedadb6 [llvm-objdump] Display locations of variables alongside dis [...]
adds f62b898c1f5 [DebugInfo] Add unit test for compact expression printer
adds c0cf5f5da9a [llvm-objdump] Add simple memory expressions to variable display
adds 18649f48139 [llvm-objdump] Add entry_value and stack_value opcodes
adds 5abfa3226da [lldb/DWARF] Fix crash when a dwo compile unit refers to a [...]
adds 02b6a3c3499 [DebugInfo] Handle generic type DW_OP_convert ops in dsymutil
adds 161f70eae6c Don't run ARM objdump tests when ARM backend not built
adds 042eb0482aa [llvm-objdump] Add llvm_unreachable to silence GCC warning. NFC.
adds 2878c669387 Don't run PowerPC objdump tests when PowerPC backend not built
adds 132f25bcca2 [SystemZ] Avoid scalarization of [SU]INT_TO_FP ISD-nodes.
adds 2f20417ef04 Add AllowMissingMoveFunctionsWhenCopyIsDeleted flag to cppc [...]
adds c5ff3df8393 [lldb] Hardcode target in dwo-type-in-main-file.s test
adds f4cb9c919e2 Disable llvm-objdump --debug-vars tests on Windows
adds 56cd6e356f1 [NFC][TTI] Use switch in getCastInstrCost
adds 67d25914b2a [AST] rename DependencyFlags.h => DependenceFlags.h, NFC
adds ac4609cb1d0 [X86] LowerRotate - use X86::isConstantSplat to detect cons [...]
adds e43a0857818 [X86] X86::isConstantSplat - enable partial undef bit handl [...]
adds e40525e0f2a [NFC][TTI] Remove static_casts
adds 46c34447f86 [yaml2obj][test] - Fix comments in ELF/program-header-addre [...]
adds adc2e250a1c Disable memcpy-inline-fails.ll for windows
adds acdcd23b7b0 Add tests to ExpandMemCmp/X86/memcmp.ll before submitting D76113
adds 0a840ef8005 [lldb] Copy m_behaves_like_zeroth_frame on stack frame update
adds 332edcc6bd1 [lldb] Remove unimplemented StackFrame::BehavesLikeZerothFrame
adds 7aecf2323c4 [ExpandMemCmp] Correctly set alignment of generated loads
adds c0241f150dc [GlobalISel] combine G_TRUNC with G_MERGE_VALUES
adds 85462aefb52 [gn build] (manually) port 8b409eaba
adds 2b3b453a827 [TargetLowering] Only demand a funnelshift's modulo amount bits
adds 8d6582aa6bb [gn build] (manually) port 8b409eaba more
adds 185b41393dc [gn build] Port f62b898c1f5
adds 536ba6373f0 [Object] Change ELFObjectFile<ELFT>::getFileFormatName() to [...]
adds 57d896e838b AMDGPU/GlobalISel: Make some large merges legal
adds 4efec6e1c00 Revert "Disable memcpy-inline-fails.ll for windows"
adds 5c261c9c452 Fix typo in parameter name.
adds 6ce537ccfcf Revert "[SVE] Auto-generate builtins and header for svld1."
adds 8ff2dcb18b5 [GlobalISel] add additional lowering support for G_INSERT
adds e2d8aa6bf77 [lldb] Re-add nullptr check to IRForTarget::RewriteObjCCons [...]
adds 4060016fce3 Revert "[gn build] (manually) port 8b409eaba"
adds 19a03501879 GlobalISel: Fix round lowering
adds 88fbd8f9e79 [lldb/Reproducers] Decode run-length encoding in GDB replay [...]
adds ddd20ed1586 [AST] Move dependence computations into a separate file
adds 18c97662482 Revert "[AST] Move dependence computations into a separate file"
adds 8a593e29ab9 [AST] Correct the CXXOperatorCallExpr source range.
adds 84386b2d8ae AMDGPU: Drop special case f64 fround lowering
adds 07a41544fde Minor fix to a comment in CodeGenPrepare.cpp
adds 09f4bdc03f8 [DexTer] Add step.UNKNOWN check for NoneType line numbers.
adds 36091109675 Implement _LIBCPP_SUPPRESS_DEPRECATED_XXX when testing MSVC's STL
adds c460dc6eebc AMDGPU/GlobalISel: Fix some illegal scalar argument types
adds 80b627d69d3 AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
adds f5943288537 [PowerPC] Disable sanitizer test due to failures when using LLD
adds 2e773626266 GlobalISel: Fix lower bswap for vectors
adds ebb181cf409 [X86] matchScalarReduction - add support for partial reductions
adds 9e484220358 Revert "[llvm-objdump] Display locations of variables along [...]
adds 7d382dcd46a [Syntax] Build declarator nodes
adds 05e7d8d6ce0 TTI: Add addrspace parameters to memcpy lowering functions
adds b0bdb186f50 Utils: Always set alignment when expanding mem intrinsics
adds 0616e9964b9 [InstSimplify][SVE] Fix SimplifyGEPInst for scalable vector.
adds 0f2b68d9c70 Implement IR intrinsics for gather prefetch.
adds 9b1513866fd [mlir][NFC] Add missing include for std::string.
adds 0928368f623 [libc] Provide Arm Optimized Routines for the LLVM libc project.
adds 623cb95eb33 Revert "[InstSimplify] Simplify calls with "returned" attribute"
adds 78d622a48c1 [libc] Add a README.md file to the AOR directory.
adds 2d723d4ad51 [mlir] Avoid the use of auto in templates to fix MSVC build
adds 05ff3323e07 [AArch64] Remove unused variable
adds 378b1e60809 [X86] Assign avx512bf16 instructions to the SSEPackedSingle [...]
adds 166f83f4366 [QuantOps] Add the quant region definition
adds 74bf95d71df [CUDA] Updated CompileCudaWithLLVM doc.
adds 7fa204580df [LoopTerminology] Rotated Loops
adds 30dc342f084 [LoopTerminology] Rotated Loops images
adds df082ac45aa Basic Block Sections support in LLVM.
adds 78ce190803c [gn build] Port df082ac45aa
adds 2a3723ef114 [memtag] Plug in stack safety analysis.
adds 19fccc52ff2 [Concepts] Fix incorrect control flow when TryAnnotateTypeC [...]
adds fbb23c9714f Fix profiling options on PS4 target: - libclang_rt.profile [...]
adds 5f7772004b1 [Tests] Add test coverage for prefix selection logic
adds 8b3b04eb416 Make isValidImmForSVEVecImmAddrMode inline static rather th [...]
adds d811aee5d9c [MLIR][NFC] update/clean up affine PDT, related utils, its [...]
adds bd5941b9cee [mlir] Remove the PatternState class and simplify PatternMa [...]
adds c3f0ceab0fd Add target to test basicblock-sections-mir-parse.mir
adds 90a2fbdb044 Switch to TypeSystemClang over to CreateDeserialized() (NFC)
adds 85726bbcbaa [X86] Disable fast-isel call lowering for functions with vX [...]
adds ac48b1885ad [Support] Change isatty to is_displayed
adds 032743e18f2 [mlir] Add support for the attribute verifiers in the diale [...]
adds 39bcc76a925 [X86] Disable nop padding before instruction following hardcode
adds d00d6a19dda Fix `-Wpedantic` warning. NFC.
adds f0714cbb6a9 [sanitizer] Fix warning on windows
adds f20dcc31e31 Fix unused function warning
adds 332f0b3cd48 Affine expr simplification for add of const multiple of sam [...]
adds fa72b29bec0 [PowerPC] add test cases for target hook isProfitableToHoist - NFC
adds 80c351cdb6e [InstCombine] Transform to undef incorrect atomic unordered [...]
adds 0b126eec6d4 [NFC][PowerPC] Simplify the logic in lower select_cc
adds 3f3bda1c372 [LoopTerminology] Minor fixes in loop rotation
adds 8aa07f81b85 Remove the old SecTaskAccess entry from debugserver's plist
adds 8620bb95343 [lld] Fix "loop variable creates a copy" warning
adds 398b497cd0e [NFC] LoopRotate: do issue debug message when not rotating [...]
adds 876bb86e26c [AST] Move dependence computations into a separate file
adds 1b5970edda4 [gn build] Port 876bb86e26c
adds d3d844212fc Fix the buildbot error.
adds 409cf4b7bf5 [llvm-readobj][test] - Remove unused Offset key from reloc- [...]
adds 00952000351 [obj2yaml][test] - Remove excessive missing_symtab.test test.
adds b83490bdb71 [PowerPC] Fix a typo of the condition of checking the fusio [...]
adds 5156e38eb1d Fix memtag test.
adds fe134b661b9 [yaml2obj][test] - Ensure that dynamic section has sh_entsi [...]
adds 6bbbead7be2 [VE] Move VEInstPrinter.cpp and VEInstPrinter.h into MCTargetDesc
adds 06489eaa921 [lldb] [Host/NetBSD] Rename Host.cpp to HostNetBSD.cpp
adds af64948e2a0 [SVE][Inline-Asm] Add constraints for SVE ACLE types
adds 4dd5f1ca9b2 [yaml2obj] - Add `ELFYAML::YAMLIntUInt` to fix how we parse [...]
adds 010005f0774 [Sema][SVE] Reject subscripts on pointers to sizeless types
adds 94489f35a7f [Sema][SVE] Reject arithmetic on pointers to sizeless types
adds 09472969020 [Sema][SVE] Reject sizeless types in exception specs
adds f5e0f8b10ab [lldb] Add test for importing ObjC modules in a non-ObjC target
adds c47f971694b [Sema][SVE] Don't allow sizeless objects to be thrown
adds bfb2ce02563 [mlir][vulkan-runner] Use C-compatible wrapper emission.
adds 72ffb16b4cd [Sema][SVE] Don't allow sizeless types to be caught
adds c09368313c2 [StackProtector] Catch direct out-of-bounds when checking a [...]
adds 1d6f919df2c [SCCP] Explicitly mark values as overdefined (NFC).
adds 0818e6cf1d3 [LLDB] Add support for AVR breakpoints
adds 4add2492055 [AVR] Add support for the -mdouble=x flag
adds 7c6e52ac0ce [lldb] Ptrs->refs in CommandObjectExpression::EvaluateExpre [...]
adds 506406c4d59 [Sema][SVE] Reject "new" with sizeless types
adds c6b8484e855 [analyzer] StdLibraryFunctionsChecker refactor w/ inheritance
adds 4ece6f051bd [Sema][SVE] Reject "delete" with sizeless types
adds ac1d23ed7de Replace MCTargetOptionsCommandFlags.inc and CommandFlags.in [...]
adds ad357c15230 [gn build] Port ac1d23ed7de
adds f95541839cb [lldb] Tighten checks in TestStats.py
adds 211ba00ce00 [OpenCL] Add pipe and kernel enqueuing builtins
adds 0f0564bb9a3 [OPENMP50]Initial support for detach clause in task directive.
adds 2aba9b6cf8a AMDGPU/GlobalISel: Legalize a16 images
adds 83ffbf26181 AMDGPU/GlobalISel: Legalize non-a16 non-NSA images
adds d9a012ed8a5 AMDGPU/GlobalISel: Adjust image load register type based on dmask
adds d0fe13ecf9a AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize
adds acf6e4190f4 Purge unused diagnostics. NFC.
adds 73b1da16051 [MIPS] Implement MIPS3D vector instructions
adds 873ab73db47 [ValueLattice] Clarify that constant state can reached from undef.
adds e119980f3f8 [mlir] LLVM dialect: move ensureDistinctSuccessors out of s [...]
adds 48a9cf90439 [AMDGPU] Enable SEXT divergence driven selection.
adds e8ac825f5b9 [AssumeBundles] Detection of Empty bundles
adds a060a1782e2 [Alignment] Add alignTo with skew parameter
adds 039c917b43b AMDGPU/GlobalISel: Fix asserting on gather4 intrinsics
adds 60963fa6301 [HIP] Let clang recognize .hip extension
adds f8dbe50e99b [docs] Remove outdated note about migration to Git
adds 9cd8db1c80c [NFC][PowerPC] Add 2 test cases to early-ret.mir to test BL [...]
adds 34b8a0d5998 [Verifier] Silence static analyzer null dereference warning [...]
adds c9656a3b311 [DAGCombiner] matchRotateSub - handle shift amount truncation
adds 704cd4d5d07 [clangd] Only minimally escape text when rendering to markdown.
adds 08ab8c9af4d [NFC] Add UsedDeclVisitor
adds 1f93b162fc6 Support repeated machine outlining
adds 6e29846b29d [AMDGPU] Fix whole wavefront mode
adds 76cf14035be [MLIR] Added llvm.fence
adds b9f1b8be1cb Revert "Support repeated machine outlining"
adds 5d90f886bc0 [clang][AArch64] readd support for 'p' inline asm constraint
adds 585a3cc31bb Fix -Wdeprecated-copy-dtor and -Wdeprecated-dynamic-excepti [...]
adds 9e2715aaaca [lldb] Remove template parameters from FunctionTemplateDecl names
adds 98369178bc6 [SelectionDAGBuilder] Don't set MachinePointerInfo for gath [...]
adds b6bcf728507 [OPENMP50]Mark expression in detach clause as firstprivate.
adds 1bf0c993758 [ValueTracking][SVE] Fix isGEPKnownNonNull for scalable vector.
adds 5267f5e6b4c [mlir] Add a hook to PatternRewriter to allow for patterns [...]
adds 586565c514e [InstCombine] add tests for bool math; NFC
adds be9e3d94165 [InstCombine] reduce demand-limited bool math to logic, part 2
adds 661c950630f [NFC][Attr TableGen] Emit Spelling Enum for Attr types if there >1
adds 768ead0a6ca [libc] Add a new rule `add_object`.
adds 3d9e6c42f8c [libc++] Use env to set the tool's environment on Darwin
adds 080dd10f7df Move RDF from Hexagon to Codegen
adds 5555c04ba9f [gn build] Port 080dd10f7df
adds 526c51e6fdc [DwarfDebug] Fix an assertion error when emitting call site [...]
adds 51b78a3e06d [libc++] Bugfix to std::binomial_distribution<int>
adds 2bd1ca28c1f [ELF][test] Delete unneeded --no-threads
adds 17566573b29 [libc] Resolve race condition in sub-process test runner.
adds a72ae99cf9d [SCCP] Split up callsite handling, only propagate result on [...]
adds c48442c9f38 PR45207: Fix crash if constrained-type-specifier annotation [...]
adds 36b8d02c8df [pstl] A hot fix for exclusive_scan (+ lost enable_if in de [...]
adds 83989e69415 Don't call anyone lazy in the documentation.
adds 1458bb92dff [lit] NFC: Fix typo in log statement
adds c45eaeabb77 [Clang] Undef attribute for global variables
adds 68224c19522 [TargetLowering] Only demand a rotation's modulo amount bits
adds d177c36e5c4 Add some libc++ revisions to .git-blame-ignore-revs
adds 7aa28995e87 [lldb/PlatformDarwin] Be more robust in computing the SDK p [...]
adds 6a38e0e4f51 [MC] Recalculate fragment offsets after relaxation
adds a4ef2a71d38 [libc++] Move some misplaced compile-time flags
adds 9a65d683e02 [mlir] Add target for Shape dialect
adds a2920c4ea99 [codegen] Fix one more case where `getGlobalDecl` should be [...]
adds 31b7f0ed6a9 [clangd] Extend findTarget()'s dependent name heuristic to [...]
adds 1d19b153955 Fix arm build broken by D74361 by dropping align from filec [...]
adds 363dd3f394b [mlir][NFC] Rename QuantOps to Quant
adds 4d60f47b082 [mlir][NFC] Renamed VectorOps to Vector
adds 3829d85cc61 [lldb/PlatformDarwin] Return POSIX path from FindXcodeConte [...]
adds cc691f3384c Disable loader-uninitialized tests on Windows
adds 68f163df0ec [AMDGPU] Print DWARF register numbers in AMDGPUInstPrinter
adds a11b3304188 [lldb/Bindings] Check that process isn't None before callin [...]
adds c9b454a1b7e AMDGPU/GlobalISel: Fix verifier errors on image atomics
adds f2f8bdc2b16 Fix `-Wunused-variable` warning. NFC.
adds a9e05d5711a [libc] Add AOR testing dependencies for buildbot workers.
adds 4e0fe038f43 Revert "Avoid emitting unreachable SP adjustments after `throw`"
adds ab2dcff309f Support repeated machine outlining
adds 7b166d51823 Revert "Support repeated machine outlining"
adds 7ca473a27bd [MLIR] Add support for out of tree external projects using MLIR
adds 2fae7878d55 [mlir][Vector] Mostly-NFC - Restructure options for lowerin [...]
adds 3145427dd73 [mlir][NFC] Replace all usages of PatternMatchResult with L [...]
adds bd0ca2627cf [mlir] Update DRR patterns to notify the rewriter why a pat [...]
adds d577193c0f7 [DAGCombine] Respect the uses when combine FMA for a*b+/-c*d
adds e7a811b3193 PR45133: Don't crash if the active member of a union change [...]
adds 34d0d6ba74f [mlir][DialectConversion] Print the operation being legaliz [...]
adds 9bca8fc4cf5 Revert "AMDGPU/GlobalISel: Fully handle 0 dmask case during [...]
adds 4d35055635a [libc] Add sigaction
adds 974d649f8ea CET for Exception Handle
adds c3df69faa03 [Alignment][NFC] Deprecate getTransientStackAlignment
adds bd763e2cf7c [clang] Fix crash on visiting null nestedNameSpecifier.
adds ef56b55e129 [NFC][ARM] Add thumb triple to test
adds 5672ae8d868 [SCCP] Use constant ranges for select, if cond is overdefined.
adds cda2b0769f5 [InstCombine][X86] Tests for variable but in-range per-elem [...]
adds 8d019cda851 Fix ac1d23ed7de01fb3 interaction with gold plugin
adds 28c5d97beec [ARM,MVE] Add intrinsics and isel for MVE integer VMLA.
adds 928776de923 [ARM,MVE] Add intrinsics for the VQDMLAH family.
adds c5b81466c2b Reland D75470 [SVE] Auto-generate builtins and header for svld1.
adds f4e495a18e8 [InstCombine][X86] simplifyX86varShift - convert variable i [...]
adds 0db7244295b [SCCP] Precommit some additional tests for integer ranges.
adds a0a3a9c5a83 [DebugInfo] Fix multi-byte entry values in call site values
adds 940ba1465b2 Fix possible assertion when using PBQP with debug info
adds 4788ca450fe [AArch64][SVE] Change pointer type of nontemporal load/stor [...]
adds 9bdcd9bf443 [llvm][SVE] Addressing mode for FF/NF loads.
adds b09cce07c7e [OPENMP50]Codegen for detach clause.
adds db31e2e1e6c [lldb/Target] Support more than 2 symbols in StackFrameRecognizer
adds a8901a03544 [mlir] NFC: Fix trivial typos in documents
adds 6739805e24c [ARM] Track epilogue instructions with FrameDestroy flag (NFC)
adds 4cf01ed75e3 [hip] Revise `GlobalDecl` constructors. NFC.
adds 2aaafaf5005 [NFC] Add missing REQUIRES clause to a test
adds 96b70809d95 [NFC][PowerPC] Add a new MIR file to test if-converter pass
adds d000655a8cd [Alignment][NFC] Deprecate getMaxAlignment
adds 73cea83a6f5 [IPRA][ARM] Spill extra registers at -Oz
adds 85334b030a6 [NFCI][SCEV] Avoid recursion in SCEVExpander::isHighCostExp [...]
adds f3e297d90fc Fix build with gcc 7.5 by adding a "redundant move"
adds 4d506da91c4 Fix `warning: extra ‘;’` (NFC)
adds 24c2e61362a [InstCombine][X86] Add additional demandedelts style test f [...]
adds 3481062bc68 [lldb] [testsuite] Enable forgotten -gsplit-dwarf for 2 testfiles
adds c21866476e1 [PowerPC][AIX] Implement by-val caller arguments in a singl [...]
adds ef64ba83119 [InstCombine] GEPOperator::accumulateConstantOffset does no [...]
adds dd12826808f [Syntax] Build template declaration nodes
adds 9f981e9adf9 Reland "[gn build] (manually) port 8b409eaba"
adds 06150e8356c [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds f57290ec57d [gn build] add rebase changes that should have been in 9f98 [...]
adds d1a7bfca743 [AMDGPU] Fix AMDGPUUnifyDivergentExitNodes
adds ea4597eef10 Reapply "AMDGPU/GlobalISel: Fully handle 0 dmask case durin [...]
adds 4ea1baf6a0e AMDGPU: Initial, crude support for indirect calls
adds fc2a5ef9c87 [NFC][PowerPC] Update test
adds 642a424bc49 [gn build] remove a workaround that is no longer needed
adds 04a309dd0be [libc] Adding memcpy implementation for x86_64
adds 881f5b5a7b2 Revert "[Syntax] Build template declaration nodes"
adds e13d153c1b5 [ARM,MVE] Add intrinsics for the VQDMLAD family.
adds e6a74803d4e [VPlan] Use underlying value for printing, if available.
adds 0d896278c81 Support repeated machine outlining
adds 1cc09dcefcc Add missing module map entry.
adds 1e4ee0bfc52 [Dominators] Fixup comments in GenericDominatorTreeConstruc [...]
adds dc5f9826396 [GlobalISel] Port some basic undef combines from DAGCombiner.cpp
adds 9c6458ecf8c [InstSimplify] Add bitreverse/bswap vector tests
adds 746bd860c9c Replace get*Alignment() methods with get*Align() equivalents.
adds e009fad342c [PowerPC] Remove UB from PPCInstrInfo when handling rotates [...]
adds f8e8f0a6038 [TSan] Support pointer authentication in setjmp/longjmp int [...]
adds 6f79f80e6e4 [HIP] Fix duplicate clang -cc1 options on MSVC toolchain
adds 1010c44b4c0 [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 2f8894a5b8b [OPENMP50]Add support for extended device clause in target [...]
adds ebec984e14a [AliasAnalysis] Misc fixes for checking aliasing with scala [...]
adds 4e8830830ee [libc] Add a missing deps to the linux syscalls target.
adds e225e770f7e [TableGen][GlobalISel] Rework RegisterBankEmitter for easie [...]
adds e9f22fd4293 [TableGen][GlobalISel] Account for HwMode in RegisterBank r [...]
adds 4be504a97f9 [mlir] Add support for detecting single use callables in th [...]
adds b40ee7ff1b1 [lldb/MemoryHistoryAsan] Fix address resolution for recorde [...]
adds 1e431322099 [mlir][LLVM] Add masked reads and writes.
adds 6bdb0efa42b [InstSimplify] Regenerate OR tests
adds 47ce1406c8e [InstSimplify] Add missing vector OR test to show lack of D [...]
adds 9d40292a642 [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 64a5e57a61b [mlir] Disable notifyMatchFailure in NDEBUG
adds 498b53890d8 [SelectionDAGBuilder][FPEnv] Take into account SelectionDAG [...]
adds 22c66c1a28c [JumpThreading] add a miscompile test based on discussion i [...]
adds c682a605eb4 [Fuchsia] Include llvm-gsymutil tool in the Fuchsia toolchain
adds e24e95fe900 Remove CompositeType class.
adds 49bdfd888d3 [InstSimplify] Add missing vector masked add tests to show [...]
adds 30ccc2e8d24 [libc++] Add missing visibility annotation for __base
adds faba1d034a0 [LangRef] add explanatory text for select poison semantics [...]
adds acaf1442226 [LangRef] fix formatting tick; NFC
adds 00c1cd19349 [VPlan] Record underlying value for VPValues created by add [...]
adds 9bb5685b216 [clang-tidy] misc-unconventional-assign-operator suggest to [...]
adds ae7bda5dac7 [mlir][Linalg] Remove initial value for conditions.
adds fd2c15e6024 [VPlan] Do not print mapping for Value2VPValue.
adds 85bd4369610 [Host] Remove some code that's not needed anymore.
adds 7b5d4669daa [MLIR] Allow global with an external linkage to include ini [...]
adds 99336bf95ab [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds f3c857fae29 [OPENMP50]Add basic codegen support for ancestor device modifier.
adds f951b0f82df [lit] Add builtin support for flaky tests in lit
adds 14970669dde [lldb/Test] Add unittest for FileSpec::operator bool()
adds 5ffb30fd6c7 [lldb/PlatformDarwin] Expose current toolchain and CL tools [...]
adds 1365ab4b63b [clang-tidy] RenamerClangTidy now correctly renames `using [...]
adds 47622efc6f0 [clang/test] Add test for DIFlagAllCallsDescribed under -gg [...]
adds f18233dad46 Fix -fsanitize=array-bound to treat T[0] union members as f [...]
adds d8061456bcc [LangRef] fix typo in select poison explanation; NFC
adds c69a4d6bef0 [SelectionDAG] When splitting gathers/scatters in type lega [...]
adds 3b35f9d8b51 [mlir][spirv] Use memref memory space for storage class
adds 67e8690e53c [mlir][spirv] Let SPIRVConversionTarget consider type availability
adds 58df5e6d9ad [mlir][spirv] Plumbing target environment into type converter
adds f741b8eabed [mlir][spirv] Move type checks from dialect class to type h [...]
adds 9efb4b40232 [mlir][spirv] Make SPIRVTypeConverter target environment aware
adds ffd4583c6ae [mlir][spirv] Change standard op patterns to consider type [...]
adds 73431a492ba [mlir][spirv] Consolidate std.constant to spv.constant conversions
adds 62201763c54 Fix crash in check-mlir due to 08ab8c9af4dd27cb306b449edc9a [...]
adds f0ca0a25388 [AppleObjCRuntimeV2] Rewrite GetClassDescriptor, reducing i [...]
adds b72e13c242d [MLIR] Deduplicate dialect registration by ClassID
adds cd1212deffb [mlir] Introduced CallOp Dialect Conversion
adds aacf022cd57 [PowerPC] add IR level isFMAFasterThanFMulAndFAdd - NFC And [...]
adds 52b2bae777f [lldb/testsuite] Skip TestEmptyStdModule.py if using a remo [...]
adds c182be211a4 [lldb/testsuite] Tweak TestBreakpointLocations.py to pass f [...]
adds 127b9d9d774 [lldb/testsuite] Apply @skipIfDarwinEmbedded to part of Tes [...]
adds 71db787c458 [lldb/testsuite] Rewrite TestThreadLocal.py
adds acd641c19d6 [lldb/testsuite] Slightly rework TestHiddenIvars.py
adds 59918d3793a [lldb/testsuite] Make TestObjCIvarStripped.py working with [...]
adds 79a7ed92a9b CFGDiff: Simplify/common the begin/end implementations to u [...]
adds 2ea5495759f [InstCombine][SVE] Fix InstCombiner::visitAllocaInst for sc [...]
adds b58f6bb1207 Add a test for UsedDeclVisitor
adds f528df8e269 Revert "Add a test for UsedDeclVisitor"
adds 3f85134d710 [PowerPC] implement target hook isProfitableToHoist
adds 2c1ba63edee [mlir] Change missed usage PatternMatchResult to LogicalResult
adds e778db6d721 recommit b58f6bb1207521cdf6a856004525d7bffa5f2153
adds 5d881dd8a8b Update so debugserver can be built on macos again with xcodebuild.
adds 4b0f1e12c24 [AST] Add a flag indicating if any subexpression had errors
adds bc18624b403 [mlir] vector.type_cast: disallow memrefs with layout in verifier
adds d8fcdcdf68c [Reassociate] add testcases for more than 1 pairs - NFC
adds 8a36594a7ec [SCCP] Use constant ranges for binary operators.
adds 981f0802b37 [SVE] Generate overloaded functions for ACLE intrinsics.
adds bb7d2b17802 [LLD][ELF] - Disambiguate "=fillexp" with a primary express [...]
adds 733b3199487 [VP,Integer,#1] Vector-predicated integer intrinsics
adds 1d5560c3632 [gn build] Port 733b3199487
adds 6e0aaafbc78 [MLIR][NFC] fix RankedTensorType doc comment
adds 5c296df0c0a [ValueTypes] Add EVT::isFixedLengthVector
adds 4a7f2032a35 Revert "CFGDiff: Simplify/common the begin/end implementati [...]
adds e26e9ba288c [obj2yaml] - Stop dumping an empty sh_info field for SHT_RE [...]
adds 5ce38fcbac9 [ValueTypes] Add support for scalable EVTs
adds 939ca455e72 [lldb] Fix string summary of an empty NSPathStore2
adds d259e31a172 [InstSimplify] Add missing vector MUL tests to show lack of [...]
adds 7ce7f789630 [InstSimplify] Add missing vector ADD+SUB tests to show lac [...]
adds 62ab15ffa3f [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...]
adds 7bf23563f4d Revert "[ARM] Setting missing isLaneQ attribute on Neon Int [...]
adds dade859b588 [ARM] Setting missing isLaneQ attribute on Neon Intrisics d [...]
adds d42711625af [ARM] Creating 'call_mangled' for Neon intrinsics definitions
adds f56550cf7f1 [ARM] Enabling range checks on Neon intrinsics' lane arguments
adds d4ad386ee19 [ARM] Fixing range checks for Neon's vqdmulhq_lane and vqrd [...]
adds 718d94187db Revert "[lldb] Fix string summary of an empty NSPathStore2"
adds ff77397fcf6 [mlir] Added llvm.resume and personality functions in LLVM [...]
adds 0b458d4dcad [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds b1c8a378f78 [llvm-dwp] Start error messages with a lowercase letter.
adds 4a58996dd2d [SCCP] Use constant ranges for PHI nodes.
adds 0ea4fb5bb77 [AArch64][SVE] Rename intrinsics for gather prefetch [NFC]
adds dcbcec4822f [clang-format] Handle C# generic type constraints
adds d9b96210094 Reland D73534: [DebugInfo] Enable the debug entry values fe [...]
adds e6f6c551213 [Support] Improve Windows widenPath and add support for lon [...]
adds fb11455038a [InstCombine][X86] Tests for variable but in-range vector-b [...]
adds 4d8a7202770 [NFC] Simplify test
adds accf06feb1d Test commit.
adds 9c69cc109bc [obj2yaml] - SHT_REL*, SHT_DYNAMIC sections: add tests to d [...]
adds 44361782e2c [lldb] fix typo in comment for lldbtest.py
adds 55b92dcb35a [clangd] Fix elog message when preamble build fails.
adds cf1f8f9bec2 [OPENMP][DOCS]Update list of constructs and status, NFC.
adds a02b38698b4 [obj2yaml] - SHT_DYNAMIC and SHT_REL* sections: stop dumpin [...]
adds fecce903db2 [obj2yaml][test] - Update test after output change.
adds 5d67fb3eccc [AST][NFCi] Make CXXBasePaths::Origin const
adds 06c810b1559 [PowerPC][AIX] Simplify the check prefixes in the ByVal lit [...]
adds 6cff2e9f788 [Analyzer] Bugfix for CheckerRegistry
adds 0dd0b1017c8 [Parser] Avoid spurious 'missing template' error in presenc [...]
adds d0fb6879c37 [NFC][ARM] Add two tests
adds e154cbb124a [lldb/testsuite] XFail TestBuiltinTrap.py not only on linux
adds ecc6c426977 [lldb/testsuite] Fix TestInlineStepping on arm64 with newer [...]
adds 8758d02074b [lldb/testsuite] Skip part of TestProcessCrashInfo.py on Da [...]
adds 99a0cbb4232 [lldb/Test] Remove debug print in supports_hw_breakpoints.
adds d4d62fcab66 [MLIR] Add test for multiple gpu.all_reduce in the same ker [...]
adds 433897da4ab [InstCombine][X86] simplifyX86immShift - convert variable i [...]
adds 27ef7c6bf08 [NFC][ARM] Fix for buildbots
adds 76a5451a524 [lldb/testsuite] un-XFail TestInlineStepping.py on linux an [...]
adds 5e6e545cbab [test] Re-enable accidentally disabled X86 tests
adds c13aa36bb7d [X86] Attempt to more accurately model the cost of a bool r [...]
adds 88bf9b3d26f [Syntax] Build template declaration nodes
adds 5ade17e0ca8 [libc++] Use builtin type traits whenever possible
adds 50f19853536 [lldb][NFC] Delete the original UserExpression before tryin [...]
adds 74494d9992b [libc++] Don't use __is_fundamental in C++03 mode
adds 7b2442584e4 Reland [lldb] Fix string summary of an empty NSPathStore2
adds 56da41393df [SDAG] reduce code duplication in getNegatedExpression(); NFCI
adds cd34c0570b5 [ORC] Bail out early if a replacement MaterializationUnit i [...]
adds a7b8393ffea [ORC] Don't waste time building empty replacement Materiali [...]
adds eb918d8daf1 [ORC] Use finer-grained and session locking in MachOPlatfor [...]
adds ad2da631bf3 [ORC] Fix indentation in debugging output.
adds 54aec178dac [ORC] Don't use a platform mutex for LLJIT's GenericLLVMIRP [...]
adds 018dde4ce57 [AArch64][SVE] Add support for DestructiveBinaryImm Destruc [...]
adds 9e2207a00bd [libc++] fix non-builtin is_void implementation
adds a11e5b32dfb [InstCombine][X86] simplifyX86immShift - handle variable ou [...]
adds c31ee83abb0 Add Builder::get{I32,I64}TensorAttr.
adds 90308a4da16 [debugserver] Implement hardware breakpoints for ARM64
adds a983562b234 Precommit test for clang::CallGraph declared functions.
adds c2586cab89f [InstCombine][X86] Tests for variable but in-range vector-b [...]
adds 0cc2d237516 [Matrix] Hoist load/store generation logic, add helpers for [...]
adds 430c9a80c17 [Hexagon] Enable linux #defines
adds 30bb113beb3 [AMDGPU][NFC] Refactor emitEntryFunctionPrologue
adds db099f994b5 [AMDGPU][NFC] Refactor some uses of unsigned to Register
adds 60b1967c393 [AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descript [...]
adds 0e9368cc8ca [AMDGPU] Move frame pointer from s34 to s33
adds b20ab412bf8 Teach TreeTransform to substitute into resolved TemplateArguments.
adds e23d7865269 [JumpThreading] Fix infinite loop (PR44611)
adds 796fb2e4749 [Matrix] Move multiply-add code generation into separate fu [...]
adds c985b244ee1 [MSan] Simulate OOM in mmap_interceptor()
adds 1db8b341a66 [Matrix] Fold single-use variable into assert
adds b4f02d89e5d [AST] Make Expr::setDependence protected and remove add/rem [...]
adds b89202e842a [clangd] Do not trigger go-to-def textual fallback inside s [...]
adds f87563661d6 [MC][ARM] add implicit immediate form for ldrsbt/ldrht/ldrsht
adds 95b6f62efb1 [InstSimplify] Add some vector shift tests to show lack of [...]
adds 8a8778f25f1 [CMake] Enable the use of -ffile-prefix-map
adds 98223f7931f [Fuchsia] Use -ffile-prefix-map
adds d6fc61b7e8b [profile] Record the profile size as a property of the VMO
adds 39253a50f0f [ORC] Re-apply 98f2bb44610, enable JITEventListeners in Orc [...]
adds 6bc775a1fc1 [MLIR] Interfaces need to used add_mlir_library
adds c999084619a [GlobalISel] Port some basic shufflevector undef combines f [...]
adds 98ff6eb679c Cleanup the plumbing for DILineInfoSpecifier. [NFC]
adds 678da7b109f AMDGPU/GlobalISel: Remove leftover #if 0
adds a3f974f3c33 [WebAssembly] SIMD bitmask intrinsics and builtin functions
adds 6343526d640 Revert "Cleanup the plumbing for DILineInfoSpecifier. [NFC]"
adds 34db3c3a184 [WebAssembly] SIMD integer abs instructions
adds 08670d435bb [WebAssembly] Support swiftself and swifterror for WebAssem [...]
adds 09ac859c136 [ELF][test] Make tests less address sensitive and delete re [...]
adds 1c153774961 Recommit: CFGDiff: Simplify/common the begin/end implementa [...]
adds f7d4bd81443 [MLIR] Fix for out-of-tree builds from install area.
adds 4e6c778eca4 [XRay] Record the XRay data size as a property of the VMO
adds 011b785505b [ELF] Create readonly PT_LOAD in the presence of a SECTIONS [...]
adds 6ef1f3718f3 [sanitizer_coverage][Fuchsia] Set ZX_PROP_VMO_CONTENT_SIZE
adds 0ddd04391d2 [MLIR] Fix op folding to not run pre-replace when not const [...]
adds fc3752665f4 [RISCV] Passing small data limitation value to RISCV backend
adds 032251e34d1 [Coroutines] Fix PR45130
adds a035726e5aa Revert "Generate Callee Saved Register (CSR) related cfi di [...]
adds 728b878de68 [AMDGPU] Set the CostPerUse value for vgpr registers.
adds 2cbb8c946a6 [AMDGPU] Reuse register during frame index elimination
adds 3a8372ed02a [DSE] Support traversing MemoryPhis.
adds be86bc76f0c [Matrix] Generalize ColumnMatrixTy to MatrixTy (NFC).
adds e9630630ffa [Syntax] Split syntax tests
adds 5c10967157d [InstCombine] Don't replace musttail result based on known bits
adds 9cf920e64d1 [ARM] Extra MVE float loop tests. NFC
adds 03727687766 [InstCombine] Simplify calls with "returned" attribute
adds ebb04e9ca93 [NFC][RISCV] Test for 0.0 fp immediate
adds 3c24aee7ee8 [RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
adds b3499f572d3 [ARM] Change VDUP type to i32 for MVE
adds baa6f6a7828 Revert "[TableGen][GlobalISel] Account for HwMode in Regist [...]
adds 180581cfcf5 [clang] Add support for consteval constructors
adds 467c4902a10 [lldb] Enable now passing part of TestDataFormatterStdString.py
adds 63778bc653a [llvm-readobj][llvm-readelf][test] - Add a test to check ho [...]
adds 089cfe113da Improve step over performance
adds fd7300f717c [Syntax] Test both the default and windows target platforms [...]
adds 86b093d1a18 [llvm-readobj] Allow syms from all sections to match stack [...]
adds a09ff56b5b5 [Tests] Regenerate some test checks; NFC
adds c1efdbcbe0d [ValueTracking] Add computeKnownBits DemandedElts support t [...]
adds 9967352a034 Revert "[Syntax] Test both the default and windows target p [...]
adds ce6c95aacae [InstCombine] Move test to instcombine; NFC
adds fcba7c3534f [OPENMP50]Initial support for scan directive.
adds 7f764fa18f6 [ValueTracking] Add some initial isKnownNonZero DemandedElt [...]
adds a4edea29be2 Fix `-Wunused-variable` warning. NFC.
adds ece6cf0fa56 [DSE,MSSA] Precommit additional tests for D73763.
adds 7a85e3585ec [ARM,CDE] Implement GPR CDE intrinsics
adds d22e6617125 [ARM,CDE] Implement CDE S and D-register intrinsics
adds 969034b8603 [ARM,CDE] Implement CDE unpredicated Q-register intrinsics
adds 6ae3eff8baa [ARM,CDE] Implement CDE vreinterpret intrinsics
adds 6e34e71869a [AMDGPU] Enable divergence driven ISel for ADD/SUB i64
adds f8352502a35 [scudo][standalone] Allow fallback to secondary if primary is full
adds 53d6b156bbb AMDGPU: Add more tests for fshr
adds a950e3beefd AMDGPU: Move towards deprecating alignbit intrinsic
adds d168b777803 [DAGCombiner] Fix non-determinism problem related to argume [...]
adds fc902cb6e2b [PowerPC][AIX][NFC] Add zero-sized by val params to cc test.
adds 94061df6e5f [analyzer] StdLibraryFunctionsChecker: Add argument constraints
adds eddede9d518 [Syntax] Test both the default and windows target platforms [...]
adds 45a9945b9ea [ARM,MVE] Add ACLE intrinsics for the vminv/vmaxv family.
adds 1adfa4c9916 [ARM,MVE] Add ACLE intrinsics for the vaddv/vaddlv family.
adds 34659de5fdd [InstCombine][X86] simplifyX86immShift - convert variable i [...]
adds ffcc076a2b2 [[Clang CallGraph]] CallGraph should still record calls to decls.
adds ce5173c0e17 Use FinishThunk to finish musttail thunks
adds 32fbea15485 [X86] Prevent (bitcast (broadcast_load)) combine from produ [...]
adds 56122fcd641 [PowerPC][AIX][NFC] Extend the test coverage of ByVal args.
adds edcfb47ff6d [DAGCombiner] Do not fold truncate(build_vector(..)) if it [...]
adds ededa65d559 [analyzer] StdLibraryFunctionsChecker: Add NotNull Arg Constraint
adds f59bb40e361 Attempt to fix failing build-bot with [-Werror,-Wcovered-sw [...]
adds 942afe0cb2a [mlir/quant] fix a small typo in the quant utility
adds 0b18b568e91 [lldb-vscode] Don't use SBLaunchInfo in request_attach
adds 3205d1a8603 [InstCombine] Handle known shl nsw sign bit in SimplifyDemanded
adds 5de4ba1770f Cleanup the plumbing for DILineInfoSpecifier. [NFC - Try 2]
adds 18e8f27ad87 Add missing module map entry
adds 462db62053f [mlir][AVX512] Start a primitive AVX512 dialect
adds 636665331bb PR45181: Fix another invalid DIExpression combination
adds fe5937cb33b [llc] Initialize TargetLoweringObjectFile for MIR input
adds 7899fe9da8d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds 06dea73307e [OPENMP50]Initial support for inclusive clause.
adds 7efbd851adf [libc++] Add a new FILE_DEPENDENCIES parser
adds 25294708f5e [libc] NFC - Move the round redirector from its own nested [...]
adds 4716ebb823e [ADT] CoalescingBitVector: Avoid initial heap allocation, NFC
adds a3fd1a1c744 [ADT] CoalescingBitVector: Add advanceToLowerBound iterator [...]
adds a2459433551 [LiveDebugValues] Speed up collectIDsForRegs, NFC
adds 7ec24448801 unittest: Work around build failure on MSVC builders
adds 9b95929a26e [OPENMP50]Do not allow several scan directives in the same [...]
adds 2b52e4e629e [InstCombine] Remove known bits constant folding
adds be4e9db5799 [mlir][Linalg] NFC: Clean up for 0-D abstraction.
adds 08a9147349e [mlir][LLVMIR] Fix fusion for rank-0 tensors
adds fe5599eac6a [llvm-ar] Use target triple to deduce archive kind for bitc [...]
adds 40fc80a0232 [mlir][AVX512] Hotfix - Fix CMake Doc generation dependence
adds 6385c2ab8ff [AppleObjCRuntimeV2] Force lazily allocated class names to [...]
adds 696ae6f7d8e [StopHook] Use wildcard matching. Pointed out by Jim Ingham.
adds 417d69595f0 [InstSimplify] Reorder checks to be more efficient; NFC
adds 079c6ddaf53 Correctly initialize the DW_AT_comp_dir attribute of Clang [...]
adds 97f490d87b2 Don't set the isOptimized flag in module skeleton DICompileUnits.
adds dc4259d5a38 [c++20] Further extend the set of comparisons broken by C++ [...]
adds e708471395b [mlir][NFC] Cleanup AffineOps directory structure
adds 576105c322b [lldb-vscode] stop read loop after termination
adds 2dec82652e4 Create basic SBEnvironment class
adds 1993f95f2b1 [ValueTracking][SVE] Fix getOffsetFromIndex for scalable vector.
adds fc8a009bf39 Clean up and simplify after collision of c48442c and 19fccc [...]
adds df4cc35efd0 [VE] Fix -Wunused-private-field after D72598 and -Wdeprecat [...]
adds 43580a5c5af Allow remapping Clang module skeleton CU references with -f [...]
adds f75f19c2374 [Clang][test] Add .i files for test discovery
adds 0a42c9bfe4e Enable CUDA offloading on aarch64 host
adds 479ee110615 [mlir] [VectorOps] Introduce vector.transpose
adds e22fe98d059 [libc++] Make the %run substitution closer to how .pass.cpp [...]
adds 6725c4836a5 Allow remapping the sysroot with -fdebug-prefix-map.
adds 556b917fffc [clang-tidy] Merge common code between llvmlibc-restrict-sy [...]
adds bde15de3cab Revert "Allow remapping the sysroot with -fdebug-prefix-map."
adds ceae47143b1 Allow remapping the sysroot with -fdebug-prefix-map.
adds 0feaf22c8a7 [libc++] Properly handle environment variables with '=' in them
adds 6aef702ab63 [mlir][AVX512] Hotfix - Add cmake dependence on MLIRSideEffects
adds aa1e0e01d89 [MLIR] Fix Xcode build due to incorrect library path
adds 0e916bf9f5e Driver: Improve performance of getSDKName()
adds 0a5fbf30937 Temporarily Revert "Create basic SBEnvironment class"
adds 4f5af9d70dc [ValueTracking] Fix usage of DataLayout::getTypeStoreSize()
adds 141e5890d81 [MLIR] Add an IfOp builder with results
adds 298527587c7 [libomptarget][nfc] Disable amdgcn rtl build. The cmake log [...]
adds 1ae737a7c6a [libc++] Temporarily disable an availability test that is broken
adds fc7233d7744 Temporarily Revert "[X86] Reland D71360 Clean up UseInitArr [...]
adds be10b7e43a3 Use values cached in ConstantExprs for expression evaluatio [...]
adds d35a454170d [CodeGen] Emit destructor calls to destruct non-trivial C s [...]
adds 09c8845adfd [lldb]/Tablegen] Use ElementType instead of DefaultValueUnsinged
adds ced7617c385 PR45267: Don't reject pure-specifiers with escaped newlines [...]
adds a299178ae77 [cmake] Fix -stripped for umbrella library install targets
adds a8c22ba4162 [lldb-vscode] Add missing launchCommands entry in the package.json
adds 4ec6ebabfc3 [lldb-vscode] Add inheritEnvironment option
adds 34c0759f846 Create basic SBEnvironment class
adds c85bf7cfa8b Revert "[lldb-vscode] Add inheritEnvironment option"
adds e292cdfb338 Revert "[lldb-vscode] Add missing launchCommands entry in t [...]
adds 7ece7c0faae Revert "Create basic SBEnvironment class"
adds 85c30f3374d [X86] Reland D71360 Clean up UseInitArray initialization fo [...]
adds de6cd3e836e [WebAssembly] Add SIMD integer abs builtins
adds c6d799156a0 [clangd] Skip ClangdVFSTest.TestStackOverflow when address [...]
adds c5fd9e3888d [DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecu [...]
adds 0f4c70dd3ec [clang-tidy] Add spuriously-wake-up-functions check
adds b6d9bfd180c [gn build] Port 0f4c70dd3ec
adds ff3aae69084 Fix Wdocumentation warning. NFCI.
adds a6787244010 Fix Wdocumentation warning. NFCI.
adds 770df904512 [clang-tidy] my work: fix sphinx docs
adds f00a4b531a5 [InstCombine][X86] simplifyX86immShift - remove ConstantAgg [...]
adds d5d8569df14 Fix static analysis warnings about classes with virtual met [...]
adds f9a8650578d Revert rGd5d8569df14e95e2c53d167bd1b37995bcbec565 "Fix stat [...]
adds d260a10d98d [clang] Fix crash during template sema checking
adds 49ccb32fd41 Update ConversionToLLVMDialect.md
adds f424d51c3e1 Revert rGe6a7e3b5e3e7 "[X86][SSE] matchShuffleWithSHUFPD - [...]
adds 73cf8abbe69 [ADT] Implement the Waymarking as an independent utility
adds 9ab0c9a6440 [gn build] Port 73cf8abbe69
adds 7a62ea3889b [ValueTracking] Short-circuit computeKnownBitsAddSub(); NFCI
adds 4ceade04284 [X86] Combine concat(shufps,shufps) -> shufps(concat,concat)
adds be41a98ac22 tsan: fix deadlock with pthread_atfork callbacks
adds 05880fc9ae7 [libc++] fix some non-modular tests
adds deb51033784 [libc++] Rework buildbot configuration for the greater good.
adds c0e1135fb08 [libc++] Fix URL to llvm github
adds 601d25cb736 [obj2yaml] - Simplify and reduce `ELFDumper<ELFT>::dumpSect [...]
adds 684ee2057f5 [clang/docs] Fix various sphinx warnings/errors in docs.
adds 7a3d994880c [X86][AVX] Add HADDPD test case for PR44694
adds 25eb9056d7f [X86] getTargetShuffleAndZeroables - add insert_subvector(u [...]
adds 2d712fb7558 [InstCombine] Add ctpop -> cttz combine tests (PR43513)
adds 920d90f9663 The generated code does not need to check for a null Decl; NFC.
adds 90c74435d36 [libc++] tolerate missing diagnostic with modules enabled
adds 34fd007aaf8 Revert "[ADT] Implement the Waymarking as an independent utility"
adds d779ee152ce [gn build] Port 34fd007aaf8
adds d1739f1e2f2 [X86] Add test for v4i8 loop sad pattern.
adds d477df59cf4 [MLIR][NFC] fix memref type doc comment on dynamic shape
adds a1e02753c0e [X86] Add nonloop v64i8 test to sad.ll.
adds 38a8760b99b [ORC] Move ostream operators for debugging output out of Core.h.
No new revisions were added by this update.
Summary of changes:
.git-blame-ignore-revs | 6 +
.../find-all-symbols/FindAllMacros.cpp | 1 +
clang-tools-extra/clang-tidy/CMakeLists.txt | 2 +
.../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 1 +
.../clang-tidy/ClangTidyDiagnosticConsumer.h | 4 +
.../clang-tidy/ClangTidyForceLinker.h | 5 +
.../clang-tidy/ExpandModularHeadersPPCallbacks.cpp | 2 +
.../clang-tidy/ExpandModularHeadersPPCallbacks.h | 7 +
.../abseil/DurationUnnecessaryConversionCheck.cpp | 47 +-
.../abseil/StringFindStartswithCheck.cpp | 7 +-
.../android/ComparisonInTempFailureRetryCheck.cpp | 9 +-
.../clang-tidy/bugprone/BugproneTidyModule.cpp | 6 +
.../clang-tidy/bugprone/CMakeLists.txt | 2 +
.../bugprone/DynamicStaticInitializersCheck.cpp | 5 +-
.../bugprone/DynamicStaticInitializersCheck.h | 13 +-
.../clang-tidy/bugprone/IntegerDivisionCheck.cpp | 14 +-
.../MisplacedPointerArithmeticInAllocCheck.cpp | 3 +-
.../bugprone/MisplacedWideningCastCheck.cpp | 7 +-
.../clang-tidy/bugprone/PosixReturnCheck.cpp | 3 +-
.../clang-tidy/bugprone/SignedCharMisuseCheck.cpp | 112 +-
.../clang-tidy/bugprone/SignedCharMisuseCheck.h | 17 +-
.../clang-tidy/bugprone/SizeofContainerCheck.cpp | 2 +-
.../clang-tidy/bugprone/SizeofExpressionCheck.cpp | 5 +-
.../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 108 +
.../bugprone/SpuriouslyWakeUpFunctionsCheck.h | 37 +
.../bugprone/StringIntegerAssignmentCheck.cpp | 3 +-
.../bugprone/SuspiciousEnumUsageCheck.cpp | 11 +-
.../clang-tidy/bugprone/SuspiciousIncludeCheck.cpp | 108 +
.../clang-tidy/bugprone/SuspiciousIncludeCheck.h | 57 +
.../bugprone/SuspiciousStringCompareCheck.cpp | 17 +-
.../bugprone/UnhandledSelfAssignmentCheck.cpp | 6 +-
.../clang-tidy/bugprone/UseAfterMoveCheck.cpp | 12 +-
.../clang-tidy/cert/CERTTidyModule.cpp | 7 +
.../cert/DefaultOperatorNewAlignmentCheck.cpp | 1 +
.../clang-tidy/cert/PostfixOperatorCheck.cpp | 3 +-
.../AvoidNonConstGlobalVariablesCheck.cpp | 67 +
.../AvoidNonConstGlobalVariablesCheck.h | 35 +
.../clang-tidy/cppcoreguidelines/CMakeLists.txt | 1 +
.../CppCoreGuidelinesTidyModule.cpp | 3 +
.../cppcoreguidelines/InitVariablesCheck.cpp | 4 +-
.../cppcoreguidelines/OwningMemoryCheck.cpp | 5 +-
.../ProBoundsConstantArrayIndexCheck.cpp | 11 +-
.../ProBoundsPointerArithmeticCheck.cpp | 7 +-
.../SpecialMemberFunctionsCheck.cpp | 51 +-
.../SpecialMemberFunctionsCheck.h | 15 +-
.../clang-tidy/fuchsia/CMakeLists.txt | 1 -
.../clang-tidy/fuchsia/FuchsiaTidyModule.cpp | 3 -
.../fuchsia/RestrictSystemIncludesCheck.cpp | 116 -
.../fuchsia/RestrictSystemIncludesCheck.h | 47 -
.../google/GlobalNamesInHeadersCheck.cpp | 5 +-
.../clang-tidy/google/GlobalNamesInHeadersCheck.h | 13 +-
.../google/UnnamedNamespaceInHeaderCheck.cpp | 5 +-
.../google/UnnamedNamespaceInHeaderCheck.h | 13 +-
.../clang-tidy/hicpp/SignedBitwiseCheck.cpp | 7 +-
.../clang-tidy/llvm/HeaderGuardCheck.h | 9 +-
.../clang-tidy/llvmlibc/CMakeLists.txt | 16 +
.../clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp | 37 +
.../llvmlibc/RestrictSystemLibcHeadersCheck.cpp | 67 +
.../llvmlibc/RestrictSystemLibcHeadersCheck.h | 37 +
.../clang-tidy/misc/DefinitionsInHeadersCheck.cpp | 9 +-
.../clang-tidy/misc/DefinitionsInHeadersCheck.h | 13 +-
.../clang-tidy/misc/RedundantExpressionCheck.cpp | 81 +-
.../clang-tidy/misc/StaticAssertCheck.cpp | 2 +-
.../misc/UnconventionalAssignOperatorCheck.cpp | 5 +-
.../clang-tidy/modernize/LoopConvertCheck.cpp | 7 +-
.../clang-tidy/modernize/MakeSmartPtrCheck.cpp | 8 +-
.../modernize/UseDefaultMemberInitCheck.cpp | 4 +-
.../clang-tidy/portability/CMakeLists.txt | 1 +
.../portability/PortabilityTidyModule.cpp | 3 +
.../portability/RestrictSystemIncludesCheck.cpp | 80 +
.../portability/RestrictSystemIncludesCheck.h | 84 +
.../clang-tidy/portability/SIMDIntrinsicsCheck.cpp | 1 +
.../readability/ContainerSizeEmptyCheck.cpp | 5 +-
.../readability/ImplicitBoolConversionCheck.cpp | 11 +-
.../readability/NonConstParameterCheck.cpp | 3 +-
.../readability/RedundantSmartptrGetCheck.cpp | 2 +-
.../readability/RedundantStringCStrCheck.cpp | 16 +-
.../clang-tidy/readability/StringCompareCheck.cpp | 2 +-
clang-tools-extra/clang-tidy/utils/CMakeLists.txt | 2 +-
.../clang-tidy/utils/FileExtensionsUtils.cpp | 74 +
.../clang-tidy/utils/FileExtensionsUtils.h | 68 +
.../clang-tidy/utils/HeaderFileExtensionsUtils.cpp | 70 -
.../clang-tidy/utils/HeaderFileExtensionsUtils.h | 55 -
clang-tools-extra/clang-tidy/utils/HeaderGuard.cpp | 4 +-
clang-tools-extra/clang-tidy/utils/HeaderGuard.h | 18 +-
clang-tools-extra/clang-tidy/utils/Matchers.h | 8 -
.../clang-tidy/utils/OptionsUtils.cpp | 4 +-
.../clang-tidy/utils/RenamerClangTidyCheck.cpp | 5 +
clang-tools-extra/clangd/CodeComplete.cpp | 7 +-
clang-tools-extra/clangd/FS.h | 1 +
clang-tools-extra/clangd/FindSymbols.cpp | 32 +-
clang-tools-extra/clangd/FindSymbols.h | 6 +-
clang-tools-extra/clangd/FindTarget.cpp | 6 +
clang-tools-extra/clangd/Format.cpp | 1 +
clang-tools-extra/clangd/FormattedString.cpp | 151 +-
clang-tools-extra/clangd/FormattedString.h | 2 +
clang-tools-extra/clangd/Preamble.cpp | 14 +-
clang-tools-extra/clangd/Preamble.h | 3 +-
clang-tools-extra/clangd/Protocol.cpp | 19 +-
clang-tools-extra/clangd/README.md | 19 +
clang-tools-extra/clangd/SourceCode.cpp | 224 +-
clang-tools-extra/clangd/SourceCode.h | 4 +-
clang-tools-extra/clangd/TUScheduler.cpp | 43 +-
clang-tools-extra/clangd/XRefs.cpp | 188 +-
clang-tools-extra/clangd/XRefs.h | 15 +
.../clangd/clients/clangd-vscode/package.json | 2 +-
.../clangd/clients/clangd-vscode/src/extension.ts | 19 +-
clang-tools-extra/clangd/refactor/Rename.cpp | 6 +-
.../clangd/refactor/tweaks/CMakeLists.txt | 1 +
.../clangd/refactor/tweaks/DefineOutline.cpp | 15 +-
clang-tools-extra/clangd/unittests/ClangdTests.cpp | 4 +
.../clangd/unittests/FileIndexTests.cpp | 20 +-
.../clangd/unittests/FormattedStringTests.cpp | 99 +-
clang-tools-extra/clangd/unittests/HoverTests.cpp | 2 +-
.../clangd/unittests/SelectionTests.cpp | 8 +
.../clangd/unittests/SourceCodeTests.cpp | 21 +-
.../clangd/unittests/TUSchedulerTests.cpp | 24 +
clang-tools-extra/clangd/unittests/TestTU.cpp | 3 +-
clang-tools-extra/clangd/unittests/XRefsTests.cpp | 119 +-
clang-tools-extra/docs/ReleaseNotes.rst | 49 +
.../docs/_templates/clangd_redirect.html | 14 +
clang-tools-extra/docs/_templates/layout.html | 2 +-
.../abseil-duration-unnecessary-conversion.rst | 11 +
.../checks/bugprone-signed-char-misuse.rst | 67 +-
.../bugprone-spuriously-wake-up-functions.rst | 29 +
.../checks/bugprone-suspicious-include.rst | 32 +
.../docs/clang-tidy/checks/cert-con36-c.rst | 10 +
.../docs/clang-tidy/checks/cert-con54-cpp.rst | 10 +
...guidelines-avoid-non-const-global-variables.rst | 38 +
.../cppcoreguidelines-special-member-functions.rst | 17 +-
.../checks/fuchsia-restrict-system-includes.rst | 32 -
clang-tools-extra/docs/clang-tidy/checks/list.rst | 9 +-
.../llvmlibc-restrict-system-libc-headers.rst | 35 +
.../portability-restrict-system-includes.rst | 51 +
clang-tools-extra/docs/clang-tidy/index.rst | 1 +
clang-tools-extra/docs/clangd.rst | 7 +-
.../docs/clangd/ApplyClangTidyFixInVSCode.gif | Bin 95232 -> 0 bytes
clang-tools-extra/docs/clangd/ApplyFixInVSCode.gif | Bin 73814 -> 0 bytes
.../clangd/CodeCompletionInEmacsCompanyMode.png | Bin 10480 -> 0 bytes
.../docs/clangd/CodeCompletionInSublimeText.png | Bin 19894 -> 0 bytes
.../docs/clangd/CodeCompletionInVSCode.png | Bin 15094 -> 0 bytes
.../docs/clangd/CodeCompletionInYCM.png | Bin 17028 -> 0 bytes
...ompletionInsertsNamespaceQualifiersInVSCode.gif | Bin 110759 -> 0 bytes
clang-tools-extra/docs/clangd/Configuration.rst | 43 +-
.../docs/clangd/DeveloperDocumentation.rst | 32 +-
.../docs/clangd/DiagnosticsInEmacsEglot.png | Bin 16634 -> 0 bytes
clang-tools-extra/docs/clangd/ErrorsInVSCode.png | Bin 76993 -> 0 bytes
clang-tools-extra/docs/clangd/Extensions.rst | 178 +-
clang-tools-extra/docs/clangd/Features.rst | 273 +-
.../docs/clangd/FindAllReferencesInVSCode.gif | Bin 76027 -> 0 bytes
.../docs/clangd/FormatSelectionInVSCode.gif | Bin 167887 -> 0 bytes
.../docs/clangd/GoToDefinitionInVSCode.gif | Bin 123395 -> 0 bytes
clang-tools-extra/docs/clangd/Installation.rst | 382 +-
.../clangd/NavigationWithBreadcrumbsInVSCode.gif | Bin 123365 -> 0 bytes
clang-tools-extra/docs/clangd/OutlineInVSCode.png | Bin 15443 -> 0 bytes
clang-tools-extra/docs/clangd/README.txt | 4 +
.../docs/clangd/SignatureHelpInVSCode.gif | Bin 36923 -> 0 bytes
clang-tools-extra/docs/clangd/index.rst | 31 +-
clang-tools-extra/docs/index.rst | 3 +-
clang-tools-extra/pp-trace/PPCallbacksTracker.cpp | 1 +
.../a.h => Headers/a} | 0
.../system/cstdarg.h => Headers/a.cpp} | 0
.../system/cstdlib.h => Headers/a.hpp} | 0
.../system/j.h => Headers/c.c} | 0
.../system/s.h => Headers/c.cc} | 0
.../system/t.h => Headers/c.cxx} | 0
.../clang-tidy/checkers/Inputs/Headers/i.cpp} | 0
.../Inputs/llvmlibc/resource/include/stdatomic.h} | 0
.../resource/include}/stddef.h | 0
.../system}/stdio.h | 0
.../system}/stdlib.h | 0
.../system}/string.h | 0
.../system}/float.h | 0
.../system/r.h | 0
.../system}/s.h | 0
.../system}/stddef.h | 0
.../system}/stdint.h | 0
.../system/t.h | 0
.../system/transitive.h | 0
.../transitive2.h | 0
.../abseil-duration-unnecessary-conversion.cpp | 40 +
.../checkers/bugprone-signed-char-misuse.cpp | 86 +
.../bugprone-spuriously-wake-up-functions.c | 164 +
.../bugprone-spuriously-wake-up-functions.cpp | 191 +
.../checkers/bugprone-suspicious-include.cpp | 24 +
...guidelines-avoid-non-const-global-variables.cpp | 237 +
...ons-allow-missing-move-when-copy-is-deleted.cpp | 49 +
.../fuchsia-restrict-system-includes-all.cpp | 10 -
.../fuchsia-restrict-system-includes-glob.cpp | 9 -
.../fuchsia-restrict-system-includes-headers.cpp | 24 -
.../checkers/fuchsia-restrict-system-includes.cpp | 25 -
.../llvmlibc-restrict-system-libc-headers.cpp | 13 +
...isc-unconventional-assign-operator-precxx11.cpp | 6 +
.../portability-restrict-system-includes-allow.cpp | 10 +
...rtability-restrict-system-includes-disallow.cpp | 11 +
.../portability-restrict-system-includes-glob.cpp | 11 +
...ability-restrict-system-includes-transitive.cpp | 24 +
.../checkers/readability-identifier-naming.cpp | 5 +
clang/CMakeLists.txt | 1 +
clang/cmake/caches/CrossWinToARMLinux.cmake | 11 +
clang/cmake/caches/Fuchsia-stage2.cmake | 3 +-
clang/docs/ClangCommandLineReference.rst | 814 +-
clang/docs/HowToSetupToolingForLLVM.rst | 2 +-
clang/docs/InternalsManual.rst | 2 +-
clang/docs/LanguageExtensions.rst | 2 +-
clang/docs/LibASTMatchersReference.html | 69 +-
clang/docs/OpenMPSupport.rst | 8 +-
clang/docs/ReleaseNotes.rst | 17 +
clang/docs/analyzer/checkers.rst | 4 +-
clang/docs/analyzer/developer-docs/DebugChecks.rst | 2 +-
clang/include/clang-c/Index.h | 6 +-
clang/include/clang/AST/ASTContext.h | 17 +-
clang/include/clang/AST/ASTDumperUtils.h | 2 +
clang/include/clang/AST/ASTImporter.h | 5 +
clang/include/clang/AST/Attr.h | 3 +-
clang/include/clang/AST/CXXInheritance.h | 6 +-
clang/include/clang/AST/CanonicalType.h | 2 +
clang/include/clang/AST/ComputeDependence.h | 186 +
clang/include/clang/AST/Decl.h | 35 +-
clang/include/clang/AST/DeclBase.h | 11 +-
clang/include/clang/AST/DeclCXX.h | 25 +-
clang/include/clang/AST/DeclTemplate.h | 8 +
clang/include/clang/AST/DependenceFlags.h | 157 +
clang/include/clang/AST/DependencyFlags.h | 138 -
clang/include/clang/AST/Expr.h | 393 +-
clang/include/clang/AST/ExprCXX.h | 250 +-
clang/include/clang/AST/ExprObjC.h | 168 +-
clang/include/clang/AST/ExprOpenMP.h | 19 +-
clang/include/clang/AST/ExternalASTSource.h | 27 +-
clang/include/clang/AST/GlobalDecl.h | 59 +-
clang/include/clang/AST/Mangle.h | 9 +-
clang/include/clang/AST/NestedNameSpecifier.h | 2 +-
clang/include/clang/AST/OpenMPClause.h | 164 +-
clang/include/clang/AST/RecursiveASTVisitor.h | 37 +-
clang/include/clang/AST/Stmt.h | 31 +-
clang/include/clang/AST/StmtOpenMP.h | 57 +
clang/include/clang/AST/TemplateBase.h | 5 +-
clang/include/clang/AST/TemplateName.h | 2 +-
clang/include/clang/AST/TextNodeDumper.h | 1 +
clang/include/clang/AST/Type.h | 13 +-
clang/include/clang/ASTMatchers/ASTMatchers.h | 60 +-
.../clang/ASTMatchers/ASTMatchersInternal.h | 22 +-
clang/include/clang/Analysis/CallGraph.h | 5 +
clang/include/clang/Basic/AArch64SVEACLETypes.def | 28 +-
clang/include/clang/Basic/Attr.td | 157 +-
clang/include/clang/Basic/AttrDocs.td | 49 +-
clang/include/clang/Basic/Builtins.def | 1 +
clang/include/clang/Basic/BuiltinsARM.def | 2 +
clang/include/clang/Basic/BuiltinsSVE.def | 20 +
clang/include/clang/Basic/BuiltinsWebAssembly.def | 8 +
clang/include/clang/Basic/CMakeLists.txt | 21 +
clang/include/clang/Basic/CodeGenOptions.def | 6 +-
clang/include/clang/Basic/Diagnostic.h | 24 +
clang/include/clang/Basic/DiagnosticASTKinds.td | 3 +
clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 +
clang/include/clang/Basic/DiagnosticGroups.td | 15 +-
clang/include/clang/Basic/DiagnosticParseKinds.td | 26 +-
clang/include/clang/Basic/DiagnosticSemaKinds.td | 140 +-
clang/include/clang/Basic/LangOptions.def | 3 +
clang/include/clang/Basic/Module.h | 26 +
clang/include/clang/Basic/OpenMPKinds.def | 18 +
clang/include/clang/Basic/OpenMPKinds.h | 7 +
clang/include/clang/Basic/SourceManager.h | 58 +-
clang/include/clang/Basic/StmtNodes.td | 1 +
clang/include/clang/Basic/TargetBuiltins.h | 49 +
clang/include/clang/Basic/TargetInfo.h | 6 +
clang/include/clang/Basic/arm_cde.td | 198 +
clang/include/clang/Basic/arm_mve.td | 167 +-
clang/include/clang/Basic/arm_mve_defs.td | 20 +
clang/include/clang/Basic/arm_neon.td | 260 +-
clang/include/clang/Basic/arm_neon_incl.td | 16 +-
clang/include/clang/Basic/arm_sve.td | 139 +
clang/include/clang/Driver/CC1Options.td | 4 +-
clang/include/clang/Driver/Options.td | 14 +-
clang/include/clang/Frontend/CompilerInstance.h | 4 +-
.../clang/Frontend/VerifyDiagnosticConsumer.h | 1 +
clang/include/clang/Lex/DirectoryLookup.h | 3 +-
clang/include/clang/Lex/ModuleMap.h | 4 +-
clang/include/clang/Lex/PPCallbacks.h | 10 +-
clang/include/clang/Parse/Parser.h | 43 +-
clang/include/clang/Sema/DeclSpec.h | 8 +-
clang/include/clang/Sema/Overload.h | 10 +-
clang/include/clang/Sema/ParsedAttr.h | 2 +-
clang/include/clang/Sema/Sema.h | 156 +-
clang/include/clang/Sema/Template.h | 10 +
clang/include/clang/Serialization/ASTBitCodes.h | 4 +
.../clang/Serialization/InMemoryModuleCache.h | 42 +-
.../clang/StaticAnalyzer/Checkers/Checkers.td | 7 +
.../StaticAnalyzer/Core/BugReporter/BugReporter.h | 5 +-
.../clang/StaticAnalyzer/Core/CheckerManager.h | 8 +-
.../StaticAnalyzer/Core/PathSensitive/CallEvent.h | 17 +
.../Core/PathSensitive/CheckerContext.h | 14 +-
.../StaticAnalyzer/Frontend/CheckerRegistry.h | 14 +-
clang/include/clang/Tooling/Syntax/Nodes.h | 169 +-
clang/include/clang/module.modulemap | 1 +
clang/lib/AST/ASTContext.cpp | 74 +-
clang/lib/AST/ASTImporter.cpp | 26 +-
clang/lib/AST/AttrImpl.cpp | 147 +
clang/lib/AST/CMakeLists.txt | 1 +
clang/lib/AST/ComputeDependence.cpp | 740 +
clang/lib/AST/Decl.cpp | 16 +-
clang/lib/AST/DeclBase.cpp | 5 +-
clang/lib/AST/DeclCXX.cpp | 10 +-
clang/lib/AST/DeclObjC.cpp | 18 +-
clang/lib/AST/Expr.cpp | 386 +-
clang/lib/AST/ExprCXX.cpp | 221 +-
clang/lib/AST/ExprConcepts.cpp | 70 +-
clang/lib/AST/ExprConstant.cpp | 45 +-
clang/lib/AST/ExprObjC.cpp | 43 +-
clang/lib/AST/ExternalASTSource.cpp | 18 +-
clang/lib/AST/ItaniumMangle.cpp | 193 +-
clang/lib/AST/JSONNodeDumper.cpp | 11 +-
clang/lib/AST/Mangle.cpp | 27 +-
clang/lib/AST/MicrosoftMangle.cpp | 46 +-
clang/lib/AST/NestedNameSpecifier.cpp | 2 +-
clang/lib/AST/OpenMPClause.cpp | 42 +
clang/lib/AST/StmtOpenMP.cpp | 21 +
clang/lib/AST/StmtPrinter.cpp | 5 +
clang/lib/AST/StmtProfile.cpp | 12 +
clang/lib/AST/TemplateBase.cpp | 2 +-
clang/lib/AST/TemplateName.cpp | 2 +-
clang/lib/AST/TextNodeDumper.cpp | 28 +-
clang/lib/AST/Type.cpp | 16 +
clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 8 +
clang/lib/ASTMatchers/Dynamic/Registry.cpp | 3 +-
clang/lib/Analysis/CallGraph.cpp | 6 +-
clang/lib/Analysis/UninitializedValues.cpp | 30 +-
clang/lib/Basic/Module.cpp | 15 +
clang/lib/Basic/OpenMPKinds.cpp | 36 +-
clang/lib/Basic/SanitizerBlacklist.cpp | 1 +
clang/lib/Basic/SourceManager.cpp | 87 +-
clang/lib/Basic/TargetInfo.cpp | 15 +
clang/lib/Basic/Targets.cpp | 3 +
clang/lib/Basic/Targets/AArch64.cpp | 18 +-
clang/lib/Basic/Targets/AArch64.h | 15 +
clang/lib/Basic/Targets/ARM.cpp | 13 +
clang/lib/Basic/Targets/ARM.h | 1 +
clang/lib/Basic/XRayLists.cpp | 1 +
clang/lib/CodeGen/BackendUtil.cpp | 18 +-
clang/lib/CodeGen/CGBlocks.cpp | 6 +-
clang/lib/CodeGen/CGBuiltin.cpp | 336 +-
clang/lib/CodeGen/CGCUDANV.cpp | 39 +-
clang/lib/CodeGen/CGCUDARuntime.h | 6 +-
clang/lib/CodeGen/CGCall.cpp | 20 +-
clang/lib/CodeGen/CGCall.h | 33 +-
clang/lib/CodeGen/CGClass.cpp | 4 +-
clang/lib/CodeGen/CGCoroutine.cpp | 6 +-
clang/lib/CodeGen/CGDebugInfo.cpp | 45 +-
clang/lib/CodeGen/CGDebugInfo.h | 12 +-
clang/lib/CodeGen/CGDecl.cpp | 2 +-
clang/lib/CodeGen/CGExpr.cpp | 35 +-
clang/lib/CodeGen/CGExprAgg.cpp | 35 +-
clang/lib/CodeGen/CGExprConstant.cpp | 4 +-
clang/lib/CodeGen/CGExprScalar.cpp | 5 +
clang/lib/CodeGen/CGLoopInfo.cpp | 1 +
clang/lib/CodeGen/CGObjCMac.cpp | 41 +-
clang/lib/CodeGen/CGOpenMPRuntime.cpp | 280 +-
clang/lib/CodeGen/CGOpenMPRuntime.h | 43 +-
clang/lib/CodeGen/CGOpenMPRuntimeNVPTX.cpp | 4 +
clang/lib/CodeGen/CGStmt.cpp | 18 +-
clang/lib/CodeGen/CGStmtOpenMP.cpp | 53 +-
clang/lib/CodeGen/CGVTables.cpp | 8 +-
clang/lib/CodeGen/CodeGenFunction.cpp | 10 +-
clang/lib/CodeGen/CodeGenFunction.h | 11 +
clang/lib/CodeGen/CodeGenModule.cpp | 63 +-
clang/lib/CodeGen/CodeGenModule.h | 4 +
clang/lib/CodeGen/CoverageMappingGen.cpp | 3 +-
clang/lib/CodeGen/MicrosoftCXXABI.cpp | 2 +-
clang/lib/CodeGen/TargetInfo.cpp | 4 +
clang/lib/Driver/Distro.cpp | 3 +-
clang/lib/Driver/Driver.cpp | 3 +-
clang/lib/Driver/ToolChains/Clang.cpp | 86 +-
clang/lib/Driver/ToolChains/Cuda.cpp | 33 +-
clang/lib/Driver/ToolChains/Cuda.h | 6 +
clang/lib/Driver/ToolChains/Darwin.cpp | 4 +-
clang/lib/Driver/ToolChains/Hexagon.cpp | 3 +-
clang/lib/Driver/ToolChains/MSVC.cpp | 6 +-
clang/lib/Driver/ToolChains/PS4CPU.cpp | 8 +-
clang/lib/Format/ContinuationIndenter.cpp | 3 +
clang/lib/Format/FormatToken.h | 9 +
clang/lib/Format/TokenAnnotator.cpp | 58 +-
clang/lib/Format/UnwrappedLineFormatter.cpp | 2 +
clang/lib/Format/UnwrappedLineParser.cpp | 29 +-
clang/lib/Format/UnwrappedLineParser.h | 4 +
clang/lib/Frontend/CompilerInstance.cpp | 4 +
clang/lib/Frontend/CompilerInvocation.cpp | 27 +-
clang/lib/Frontend/FrontendActions.cpp | 1 +
clang/lib/Frontend/FrontendOptions.cpp | 1 +
clang/lib/Frontend/InitPreprocessor.cpp | 7 +
.../Frontend/InterfaceStubFunctionsConsumer.cpp | 1 +
clang/lib/Frontend/PrecompiledPreamble.cpp | 1 +
clang/lib/Frontend/Rewrite/RewriteModernObjC.cpp | 5 +-
clang/lib/Headers/CMakeLists.txt | 4 +
clang/lib/Headers/avx2intrin.h | 2 +
clang/lib/Headers/bmiintrin.h | 44 +
clang/lib/Headers/cldemoteintrin.h | 8 +
clang/lib/Headers/module.modulemap | 6 +
clang/lib/Index/CommentToXML.cpp | 1 +
clang/lib/Index/USRGeneration.cpp | 19 +-
clang/lib/Lex/ModuleMap.cpp | 5 +
clang/lib/Lex/PPCallbacks.cpp | 19 +-
clang/lib/Lex/PPLexerChange.cpp | 2 -
clang/lib/Lex/Pragma.cpp | 3 +
clang/lib/Parse/ParseDecl.cpp | 30 +-
clang/lib/Parse/ParseDeclCXX.cpp | 44 +-
clang/lib/Parse/ParseExpr.cpp | 27 +-
clang/lib/Parse/ParseExprCXX.cpp | 150 +-
clang/lib/Parse/ParseObjc.cpp | 3 +-
clang/lib/Parse/ParseOpenMP.cpp | 74 +-
clang/lib/Parse/ParseStmtAsm.cpp | 153 +-
clang/lib/Parse/ParseTemplate.cpp | 49 +-
clang/lib/Parse/Parser.cpp | 37 +-
clang/lib/Sema/JumpDiagnostics.cpp | 25 +-
clang/lib/Sema/OpenCLBuiltins.td | 47 +-
clang/lib/Sema/SemaAvailability.cpp | 1 +
clang/lib/Sema/SemaCUDA.cpp | 1 +
clang/lib/Sema/SemaCast.cpp | 13 +-
clang/lib/Sema/SemaChecking.cpp | 85 +-
clang/lib/Sema/SemaDecl.cpp | 133 +-
clang/lib/Sema/SemaDeclAttr.cpp | 87 +-
clang/lib/Sema/SemaDeclCXX.cpp | 168 +-
clang/lib/Sema/SemaDeclObjC.cpp | 1 +
clang/lib/Sema/SemaExceptionSpec.cpp | 9 +
clang/lib/Sema/SemaExpr.cpp | 252 +-
clang/lib/Sema/SemaExprCXX.cpp | 19 +-
clang/lib/Sema/SemaInit.cpp | 14 +-
clang/lib/Sema/SemaLambda.cpp | 3 +-
clang/lib/Sema/SemaOpenMP.cpp | 422 +-
clang/lib/Sema/SemaOverload.cpp | 115 +-
clang/lib/Sema/SemaPseudoObject.cpp | 15 +-
clang/lib/Sema/SemaTemplate.cpp | 63 +-
clang/lib/Sema/SemaTemplateInstantiate.cpp | 9 +-
clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 5 +-
clang/lib/Sema/SemaType.cpp | 45 +-
clang/lib/Sema/TreeTransform.h | 205 +-
clang/lib/Sema/UsedDeclVisitor.h | 90 +
clang/lib/Serialization/ASTReader.cpp | 33 +-
clang/lib/Serialization/ASTReaderDecl.cpp | 71 +-
clang/lib/Serialization/ASTReaderStmt.cpp | 39 +-
clang/lib/Serialization/ASTWriter.cpp | 16 +-
clang/lib/Serialization/ASTWriterDecl.cpp | 8 +-
clang/lib/Serialization/ASTWriterStmt.cpp | 22 +-
clang/lib/Serialization/InMemoryModuleCache.cpp | 29 +-
clang/lib/Serialization/ModuleManager.cpp | 11 +-
.../Checkers/CXXSelfAssignmentChecker.cpp | 4 +-
.../Checkers/FuchsiaHandleChecker.cpp | 4 +-
clang/lib/StaticAnalyzer/Checkers/MIGChecker.cpp | 19 +-
.../StaticAnalyzer/Checkers/ReturnValueChecker.cpp | 2 +-
.../Checkers/StdLibraryFunctionsChecker.cpp | 405 +-
.../lib/StaticAnalyzer/Checkers/StreamChecker.cpp | 75 +-
.../Checkers/cert/PutenvWithAutoChecker.cpp | 2 +
clang/lib/StaticAnalyzer/Core/AnalyzerOptions.cpp | 6 +-
clang/lib/StaticAnalyzer/Core/CheckerManager.cpp | 5 +-
clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 2 +-
clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 1 +
clang/lib/StaticAnalyzer/Core/SarifDiagnostics.cpp | 1 +
.../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 7 +
clang/lib/Tooling/AllTUsExecution.cpp | 3 +-
.../ExpandResponseFilesCompilationDatabase.cpp | 1 +
clang/lib/Tooling/Inclusions/HeaderIncludes.cpp | 1 +
clang/lib/Tooling/Syntax/BuildTree.cpp | 475 +-
clang/lib/Tooling/Syntax/Nodes.cpp | 129 +
clang/test/AST/ast-dump-objc-arc-json.m | 36 +
clang/test/AST/ast-dump-openmp-atomic.c | 2 +-
clang/test/AST/ast-dump-openmp-cancel.c | 2 +-
.../test/AST/ast-dump-openmp-cancellation-point.c | 2 +-
clang/test/AST/ast-dump-openmp-critical.c | 2 +-
.../ast-dump-openmp-distribute-parallel-for-simd.c | 10 +-
.../AST/ast-dump-openmp-distribute-parallel-for.c | 10 +-
clang/test/AST/ast-dump-openmp-distribute-simd.c | 10 +-
clang/test/AST/ast-dump-openmp-distribute.c | 10 +-
clang/test/AST/ast-dump-openmp-for-simd.c | 10 +-
clang/test/AST/ast-dump-openmp-for.c | 10 +-
clang/test/AST/ast-dump-openmp-master.c | 2 +-
clang/test/AST/ast-dump-openmp-ordered.c | 6 +-
clang/test/AST/ast-dump-openmp-parallel-for-simd.c | 10 +-
clang/test/AST/ast-dump-openmp-parallel-for.c | 10 +-
.../AST/ast-dump-openmp-parallel-master-XFAIL.c | 4 +-
clang/test/AST/ast-dump-openmp-parallel-sections.c | 2 +-
clang/test/AST/ast-dump-openmp-parallel.c | 2 +-
clang/test/AST/ast-dump-openmp-section.c | 6 +-
clang/test/AST/ast-dump-openmp-sections.c | 2 +-
clang/test/AST/ast-dump-openmp-simd.c | 10 +-
clang/test/AST/ast-dump-openmp-single.c | 2 +-
clang/test/AST/ast-dump-openmp-target-data.c | 2 +-
.../AST/ast-dump-openmp-target-parallel-for-simd.c | 40 +-
.../test/AST/ast-dump-openmp-target-parallel-for.c | 40 +-
clang/test/AST/ast-dump-openmp-target-parallel.c | 8 +-
clang/test/AST/ast-dump-openmp-target-simd.c | 20 +-
...nmp-target-teams-distribute-parallel-for-simd.c | 80 +-
...p-openmp-target-teams-distribute-parallel-for.c | 80 +-
.../ast-dump-openmp-target-teams-distribute-simd.c | 40 +-
.../AST/ast-dump-openmp-target-teams-distribute.c | 40 +-
clang/test/AST/ast-dump-openmp-target-teams.c | 8 +-
clang/test/AST/ast-dump-openmp-target.c | 4 +-
clang/test/AST/ast-dump-openmp-task.c | 24 +-
clang/test/AST/ast-dump-openmp-taskgroup.c | 2 +-
clang/test/AST/ast-dump-openmp-taskloop-simd.c | 430 +-
clang/test/AST/ast-dump-openmp-taskloop.c | 430 +-
...ump-openmp-teams-distribute-parallel-for-simd.c | 100 +-
...ast-dump-openmp-teams-distribute-parallel-for.c | 100 +-
.../AST/ast-dump-openmp-teams-distribute-simd.c | 60 +-
clang/test/AST/ast-dump-openmp-teams-distribute.c | 60 +-
clang/test/AST/ast-dump-openmp-teams.c | 12 +-
clang/test/AST/ast-dump-stmt.m | 15 +-
clang/test/AST/dump.cpp | 2 +-
clang/test/Analysis/analyzer-enabled-checkers.c | 1 +
.../test/Analysis/cxx-inherited-ctor-init-expr.cpp | 16 +
.../cxx-inherited-ctor-is-skipped-as-top-level.cpp | 20 +
clang/test/Analysis/debug-CallGraph.cpp | 21 +-
.../Analysis/scan-build/exclude_directories.test | 6 +-
clang/test/Analysis/scan-build/html_output.test | 2 +-
.../Analysis/scan-build/plist_html_output.test | 2 +-
clang/test/Analysis/scan-build/plist_output.test | 2 +-
.../std-c-library-functions-arg-constraints.c | 87 +
clang/test/Analysis/std-c-library-functions.c | 39 +-
clang/test/Analysis/stream.c | 65 +-
clang/test/Analysis/uninit-asm-goto.cpp | 53 +-
.../test/CXX/class.derived/class.abstract/p16.cpp | 6 +-
.../over.match.funcs/over.match.oper/p3-2a.cpp | 18 +-
.../over.match.funcs/over.match.oper/p9-2a.cpp | 20 +-
clang/test/CXX/special/class.dtor/p5-0x.cpp | 13 +-
clang/test/CodeGen/2008-07-21-mixed-var-fn-decl.c | 4 +-
clang/test/CodeGen/2009-10-20-GlobalDebug.c | 4 +-
clang/test/CodeGen/aarch64-neon-2velem.c | 2268 +-
clang/test/CodeGen/aarch64-neon-fma.c | 161 +-
clang/test/CodeGen/aarch64-poly64.c | 18 +-
clang/test/CodeGen/aarch64-sve-inline-asm-crash.c | 24 +
.../CodeGen/aarch64-sve-inline-asm-datatypes.c | 252 +
.../CodeGen/aarch64-sve-inline-asm-negative-test.c | 21 +
.../CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c | 83 +
.../acle_sve_ld1_shortform.c | 83 +
clang/test/CodeGen/aarch64-sve.c | 2 +-
clang/test/CodeGen/aarch64-v8.2a-neon-intrinsics.c | 82 +-
clang/test/CodeGen/address-space.c | 6 +-
clang/test/CodeGen/alias.c | 9 +-
clang/test/CodeGen/align-systemz.c | 4 +-
clang/test/CodeGen/alignment.c | 2 +-
clang/test/CodeGen/arm-cde-gpr.c | 160 +
clang/test/CodeGen/arm-cde-reinterpret.c | 78 +
clang/test/CodeGen/arm-cde-vec.c | 104 +
clang/test/CodeGen/arm-cde-vfp.c | 145 +
clang/test/CodeGen/arm-mve-intrinsics/ternary.c | 906 +
clang/test/CodeGen/arm-mve-intrinsics/vaddv.c | 470 +
clang/test/CodeGen/arm-mve-intrinsics/vminvq.c | 832 +-
clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c | 677 +
clang/test/CodeGen/arm-neon-range-checks.c | 424 +
clang/test/CodeGen/arm-v8.2a-neon-intrinsics.c | 28 +-
clang/test/CodeGen/arm64_vdupq_n_f64.c | 4 +-
clang/test/CodeGen/arm_neon_intrinsics.c | 608 +-
clang/test/CodeGen/asm-label.c | 4 +-
clang/test/CodeGen/attr-loader-uninitialized.c | 25 +
clang/test/CodeGen/attr-target-mv.c | 28 +
clang/test/CodeGen/attr-weak-import.c | 2 +-
clang/test/CodeGen/attr-weakref2.c | 4 +-
clang/test/CodeGen/attributes.c | 2 +-
clang/test/CodeGen/avx2-builtins.c | 6 +
clang/test/CodeGen/blocks-windows.c | 2 +-
clang/test/CodeGen/bmi-builtins.c | 13 +
clang/test/CodeGen/bool-convert.c | 8 +-
clang/test/CodeGen/bounds-checking.c | 22 +-
clang/test/CodeGen/builtins-wasm.c | 42 +
clang/test/CodeGen/c11atomics.c | 2 +-
clang/test/CodeGen/cfstring-elf-cfbuild-x86_64.c | 4 +-
clang/test/CodeGen/cfstring-windows.c | 2 +-
clang/test/CodeGen/cldemote.c | 2 +
clang/test/CodeGen/debug-info-extern-call.c | 2 +-
clang/test/CodeGen/debug-info-sysroot-sdk.c | 16 +
clang/test/CodeGen/debug-info-sysroot.c | 15 -
clang/test/CodeGen/debug-prefix-map.c | 2 +
clang/test/CodeGen/default-address-space.c | 8 +-
clang/test/CodeGen/denormalfpmode.c | 4 +-
clang/test/CodeGen/dllexport-1.c | 4 +-
clang/test/CodeGen/dllexport.c | 18 +-
clang/test/CodeGen/dllimport.c | 4 +-
clang/test/CodeGen/fma-builtins-constrained.c | 16 +-
clang/test/CodeGen/fp16-ops.c | 13 +
clang/test/CodeGen/inline-asm-mixed-style.c | 5 -
clang/test/CodeGen/inline-asm-p-constraint.c | 6 +
clang/test/CodeGen/mdouble.c | 13 +
clang/test/CodeGen/microsoft-no-common-align.c | 2 +-
clang/test/CodeGen/no-common.c | 11 +-
clang/test/CodeGen/pr25786.c | 4 +-
clang/test/CodeGen/pragma-pack-1.c | 4 +-
clang/test/CodeGen/pragma-weak.c | 2 +-
clang/test/CodeGen/private-extern-redef.c | 2 +-
clang/test/CodeGen/riscv-sdata-module-flag.c | 48 +
clang/test/CodeGen/tentative-decls.c | 10 +-
clang/test/CodeGen/tls-model.c | 8 +-
clang/test/CodeGen/visibility.c | 6 +-
clang/test/CodeGen/vlt_to_pointer.c | 2 +-
clang/test/CodeGen/volatile-1.c | 4 +-
clang/test/CodeGen/weak-global.c | 3 -
.../CodeGen/windows-on-arm-dllimport-dllexport.c | 2 +-
.../CodeGenCUDA/amdgpu-kernel-arg-pointer-type.cu | 12 +-
clang/test/CodeGenCUDA/amdgpu-kernel-attrs.cu | 2 +-
clang/test/CodeGenCUDA/flush-denormals.cu | 2 +-
clang/test/CodeGenCUDA/hip-pinned-shadow.cu | 27 -
clang/test/CodeGenCUDA/hip-pinned-shadow.hip | 27 +
clang/test/CodeGenCUDA/kernel-stub-name.cu | 45 +-
clang/test/CodeGenCUDA/propagate-metadata.cu | 10 +-
clang/test/CodeGenCUDA/unnamed-types.cu | 2 +-
.../test/CodeGenCXX/attr-loader-uninitialized.cpp | 30 +
clang/test/CodeGenCXX/clang-sections-tentative.c | 2 +-
.../CodeGenCXX/dbg-info-all-calls-described.cpp | 17 +-
clang/test/CodeGenCXX/ms-thunks-ehspec.cpp | 27 +
clang/test/CodeGenCXX/thunks-ehspec.cpp | 29 +
clang/test/CodeGenCXX/used-decl-visitor.cpp | 18 +
.../coro-return-voidtype-initlist.cpp | 81 +
clang/test/CodeGenObjC/arc-ternary-op.m | 56 +
clang/test/CodeGenObjC/arc.m | 48 +-
clang/test/CodeGenObjC/class-stubs.m | 6 +-
clang/test/CodeGenObjC/constant-string-class.m | 2 +-
clang/test/CodeGenObjC/exceptions-asm-attribute.m | 4 +-
clang/test/CodeGenObjC/image-info.m | 4 +-
clang/test/CodeGenObjC/metadata-symbols-64.m | 10 +-
clang/test/CodeGenObjC/metadata_symbols.m | 4 +-
clang/test/CodeGenObjC/non-lazy-classes.m | 4 +-
clang/test/CodeGenObjC/os_log.m | 4 +
clang/test/CodeGenObjC/sections.m | 10 +-
clang/test/CodeGenObjC/strong-in-c-struct.m | 178 +
.../test/CodeGenObjC/tentative-cfconstantstring.m | 2 +-
clang/test/CodeGenObjCXX/block-nested-in-lambda.mm | 64 +-
clang/test/CodeGenOpenCL/address-spaces.cl | 4 +-
clang/test/CodeGenOpenCL/amdgcn-large-globals.cl | 6 +-
clang/test/CodeGenOpenCL/amdgpu-nullptr.cl | 27 +-
clang/test/Driver/aarch64-cpus.c | 14 +
clang/test/Driver/apple-kext-mkernel.c | 4 +-
clang/test/Driver/cl-options.cu | 31 +
clang/test/Driver/clang_f_opts.c | 10 +-
clang/test/Driver/cuda-version-check.cu | 5 +
clang/test/Driver/default-denormal-fp-math.c | 4 +-
clang/test/Driver/denormal-fp-math.c | 4 +-
clang/test/Driver/fmerge-constants.c | 6 +
clang/test/Driver/fuchsia.c | 2 +-
clang/test/Driver/hexagon-toolchain-elf.c | 10 +
clang/test/Driver/hip-autolink.hip | 4 +-
clang/test/Driver/hip-default-gpu-arch.hip | 2 +-
clang/test/Driver/hip-device-libs.hip | 6 +-
clang/test/Driver/hip-host-cpu-features.hip | 6 +-
clang/test/Driver/hip-no-device-libs.hip | 2 +-
clang/test/Driver/hip-options.hip | 5 +
clang/test/Driver/hip-output-file-name.hip | 2 +-
clang/test/Driver/hip-printf.hip | 2 +-
clang/test/Driver/hip-save-temps.hip | 8 +-
clang/test/Driver/hip-syntax-only.hip | 2 +-
clang/test/Driver/hip-toolchain-features.hip | 12 +-
clang/test/Driver/hip-toolchain-mllvm.hip | 2 +-
clang/test/Driver/hip-toolchain-opt.hip | 16 +-
clang/test/Driver/mdouble.c | 7 +
clang/test/Driver/memtag.c | 23 +
clang/test/Driver/no-common.c | 9 +
clang/test/Driver/ps4-runtime-flags.c | 5 +
clang/test/Driver/riscv-sdata-warning.c | 8 +
clang/test/Driver/sycl.c | 10 +
clang/test/Driver/xcore-opts.c | 4 +-
clang/test/Frontend/ast-codegen.c | 2 +-
clang/test/Frontend/sycl-aux-triple.cpp | 2 +-
clang/test/Headers/arm-cde-header.c | 8 +
clang/test/Headers/xmmintrin.c | 2 +-
.../test/Import/objc-arc/Inputs/cleanup-objects.m | 10 +
clang/test/Import/objc-arc/test-cleanup-object.m | 10 +
.../test/Index/Core/external-source-symbol-attr.m | 8 +
...pragma-attribute-supported-attributes-list.test | 3 +-
clang/test/Misc/warning-wall.c | 1 +
clang/test/Modules/ExtDebugInfo.m | 7 +-
.../A.h | 0
.../B.h | 0
.../Modules/Inputs/implicit-invalidate-chain/C.h | 2 +
.../module.modulemap | 0
clang/test/Modules/debug-info-moduleimport.m | 27 +-
clang/test/Modules/implicit-invalidate-chain.c | 67 +
.../master_taskloop_firstprivate_codegen.cpp | 90 +-
.../master_taskloop_in_reduction_codegen.cpp | 8 +-
.../OpenMP/master_taskloop_reduction_codegen.cpp | 2 +-
clang/test/OpenMP/master_taskloop_simd_codegen.cpp | 4 +-
.../master_taskloop_simd_firstprivate_codegen.cpp | 84 +-
.../master_taskloop_simd_in_reduction_codegen.cpp | 8 +-
.../master_taskloop_simd_reduction_codegen.cpp | 2 +-
clang/test/OpenMP/nesting_of_regions.cpp | 374 +-
clang/test/OpenMP/ordered_doacross_codegen.cpp | 58 +
...rallel_master_taskloop_firstprivate_codegen.cpp | 84 +-
...arallel_master_taskloop_lastprivate_codegen.cpp | 2 +-
.../parallel_master_taskloop_reduction_codegen.cpp | 2 +-
...l_master_taskloop_simd_firstprivate_codegen.cpp | 86 +-
...el_master_taskloop_simd_lastprivate_codegen.cpp | 2 +-
...llel_master_taskloop_simd_reduction_codegen.cpp | 2 +-
clang/test/OpenMP/scan_ast_print.cpp | 50 +
clang/test/OpenMP/scan_messages.cpp | 164 +
clang/test/OpenMP/target_ast_print.cpp | 18 +-
clang/test/OpenMP/target_data_device_messages.cpp | 5 +-
clang/test/OpenMP/target_device_codegen.cpp | 50 +
clang/test/OpenMP/target_device_messages.cpp | 14 +-
.../OpenMP/target_enter_data_device_messages.cpp | 5 +-
.../OpenMP/target_exit_data_device_messages.cpp | 5 +-
.../test/OpenMP/target_update_device_messages.cpp | 5 +-
clang/test/OpenMP/task_ast_print.cpp | 23 +-
clang/test/OpenMP/task_codegen.c | 73 +-
clang/test/OpenMP/task_firstprivate_codegen.cpp | 111 +-
clang/test/OpenMP/task_in_reduction_codegen.cpp | 8 +-
clang/test/OpenMP/task_messages.cpp | 47 +-
.../test/OpenMP/taskloop_firstprivate_codegen.cpp | 92 +-
.../test/OpenMP/taskloop_in_reduction_codegen.cpp | 8 +-
clang/test/OpenMP/taskloop_reduction_codegen.cpp | 2 +-
clang/test/OpenMP/taskloop_simd_codegen.cpp | 4 +-
.../OpenMP/taskloop_simd_firstprivate_codegen.cpp | 88 +-
.../OpenMP/taskloop_simd_in_reduction_codegen.cpp | 8 +-
.../OpenMP/taskloop_simd_reduction_codegen.cpp | 2 +-
clang/test/PCH/chain-external-defs.c | 24 +-
clang/test/PCH/cxx2a-constraints.cpp | 37 +
clang/test/PCH/debug-info-pch-path.c | 4 +-
clang/test/PCH/external-defs.c | 8 +-
clang/test/PCH/non-trivial-c-compound-literal.m | 29 +
.../test/PCH/stmt-openmp_structured_block-bit.cpp | 2 +-
clang/test/PCH/tentative-defs.c | 4 +-
clang/test/Parser/asm-qualifiers.c | 59 +
clang/test/Parser/asm.c | 6 -
clang/test/Parser/cxx-class.cpp | 4 +-
clang/test/Parser/cxx-template-decl.cpp | 10 +
clang/test/Parser/pragma-visibility2.c | 6 +-
clang/test/Preprocessor/aarch64-target-features.c | 2 +
clang/test/Preprocessor/arm-target-features.c | 12 +
clang/test/Preprocessor/hexagon-predefines.c | 12 +
clang/test/Preprocessor/sycl-macro.cpp | 6 +-
clang/test/Sema/MicrosoftExtensions.c | 15 +-
clang/test/Sema/aarch64-sve-types.c | 61 +-
clang/test/Sema/arm-cde-immediates.c | 129 +
clang/test/Sema/arm-mve-alias-attribute.c | 32 +-
clang/test/Sema/asm.c | 3 -
clang/test/Sema/attr-loader-uninitialized.c | 37 +
clang/test/Sema/attr-loader-uninitialized.cpp | 60 +
clang/test/Sema/attr-target-mv.c | 11 +-
clang/test/Sema/builtin-returnaddress.c | 19 +
clang/test/Sema/builtins-memcpy-inline.c | 32 -
clang/test/Sema/builtins-memcpy-inline.cpp | 38 +
clang/test/Sema/cast.c | 20 +
clang/test/Sema/no-builtin.cpp | 4 +-
clang/test/Sema/sizeless-1.c | 278 +
clang/test/SemaCXX/PR9572.cpp | 7 +-
clang/test/SemaCXX/compare-cxx2a.cpp | 6 +
clang/test/SemaCXX/constant-expression-cxx2a.cpp | 35 +
.../test/SemaCXX/cxx0x-cursory-default-delete.cpp | 18 +
clang/test/SemaCXX/cxx2a-consteval.cpp | 196 +-
clang/test/SemaCXX/invalid-member-expr.cpp | 1 +
clang/test/SemaCXX/member-pointer-ms.cpp | 4 +-
clang/test/SemaCXX/sizeless-1.cpp | 592 +
clang/test/SemaCXX/typo-correction.cpp | 5 +-
clang/test/SemaCXX/virtual-base-used.cpp | 7 +-
clang/test/SemaObjC/strong-in-c-struct.m | 18 +
clang/test/SemaSYCL/kernel-attribute.cpp | 2 +-
clang/test/SemaTemplate/dependent-expr.cpp | 69 +-
.../test/SemaTemplate/dependent-typos-recovery.cpp | 10 +
.../SemaTemplate/instantiate-requires-expr.cpp | 13 +
.../ms-lookup-template-base-classes.cpp | 1 +
clang/test/SemaTemplate/subst-into-subst.cpp | 34 +
clang/test/SemaTemplate/undeclared-template.cpp | 9 +
clang/test/lit.cfg.py | 2 +-
.../tools/clang-fuzzer/handle-llvm/handle_llvm.cpp | 32 +-
.../tools/clang-import-test/clang-import-test.cpp | 6 +
clang/tools/clang-refactor/TestSupport.cpp | 1 +
clang/tools/driver/cc1gen_reproducer_main.cpp | 1 +
clang/tools/driver/driver.cpp | 22 +-
clang/tools/libclang/CIndex.cpp | 14 +
clang/tools/libclang/CXCursor.cpp | 3 +
clang/tools/libclang/CXSourceLocation.cpp | 5 +-
clang/unittests/AST/ASTImporterVisibilityTest.cpp | 43 +
clang/unittests/AST/CMakeLists.txt | 3 +-
clang/unittests/AST/DeclTest.cpp | 13 +-
clang/unittests/AST/OMPStructuredBlockTest.cpp | 540 -
clang/unittests/AST/SizelessTypesTest.cpp | 82 +
clang/unittests/AST/SourceLocationTest.cpp | 58 +-
clang/unittests/AST/StructuralEquivalenceTest.cpp | 3 +-
.../ASTMatchers/ASTMatchersNarrowingTest.cpp | 40 +-
clang/unittests/CodeGen/CodeGenExternalTest.cpp | 2 +-
clang/unittests/CodeGen/TBAAMetadataTest.cpp | 1 +
clang/unittests/Driver/DistroTest.cpp | 2 +
clang/unittests/Format/FormatTestCSharp.cpp | 67 +-
clang/unittests/Frontend/ASTUnitTest.cpp | 1 +
clang/unittests/Frontend/CompilerInstanceTest.cpp | 1 +
clang/unittests/Frontend/FrontendActionTest.cpp | 6 +-
.../Serialization/InMemoryModuleCacheTest.cpp | 38 +-
.../unittests/StaticAnalyzer/CheckerRegistration.h | 81 +
.../StaticAnalyzer/RegisterCustomCheckersTest.cpp | 141 +-
.../RecursiveASTVisitorTests/LambdaExpr.cpp | 1 +
clang/unittests/Tooling/Syntax/TreeTest.cpp | 1392 +-
clang/utils/TableGen/CMakeLists.txt | 1 +
clang/utils/TableGen/ClangAttrEmitter.cpp | 350 +-
clang/utils/TableGen/MveEmitter.cpp | 737 +-
clang/utils/TableGen/NeonEmitter.cpp | 52 +-
clang/utils/TableGen/SveEmitter.cpp | 806 +
clang/utils/TableGen/TableGen.cpp | 54 +
clang/utils/TableGen/TableGenBackends.h | 11 +
clang/www/cxx_status.html | 4 +-
compiler-rt/CMakeLists.txt | 12 +
compiler-rt/cmake/Modules/AddCompilerRT.cmake | 17 +-
compiler-rt/cmake/builtin-config-ix.cmake | 2 +-
compiler-rt/cmake/config-ix.cmake | 3 +
compiler-rt/include/sanitizer/tsan_interface.h | 20 +-
compiler-rt/lib/builtins/CMakeLists.txt | 1 +
compiler-rt/lib/crt/CMakeLists.txt | 20 +
compiler-rt/lib/msan/msan_interceptors.cpp | 17 +-
.../lib/profile/InstrProfilingPlatformFuchsia.c | 5 +
.../sanitizer_common_interceptors.inc | 9 +-
.../sanitizer_coverage_fuchsia.cpp | 25 +-
.../sanitizer_common/sanitizer_linux_libcdep.cpp | 4 +
.../sanitizer_platform_limits_netbsd.cpp | 41 +
.../tests/sanitizer_pthread_wrappers.h | 6 +-
compiler-rt/lib/scudo/standalone/combined.h | 21 +-
.../lib/scudo/standalone/tests/combined_test.cpp | 31 +-
compiler-rt/lib/tsan/rtl/tsan.syms.extra | 5 +
compiler-rt/lib/tsan/rtl/tsan_platform_mac.cpp | 8 +
compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 9 +
compiler-rt/lib/xray/xray_utils.cpp | 4 +
compiler-rt/test/asan/TestCases/Linux/odr_c_test.c | 6 +-
compiler-rt/test/asan/TestCases/Posix/no-fd.cpp | 5 +-
compiler-rt/test/asan/TestCases/set_shadow_test.c | 9 +-
compiler-rt/test/msan/no_sanitize_memory_prop.cpp | 1 +
compiler-rt/test/tsan/pthread_atfork_deadlock2.c | 49 +
debuginfo-tests/dexter/dex/dextIR/DextIR.py | 4 +
debuginfo-tests/llgdb-tests/apple-accel.cpp | 4 +-
.../llvm-prettyprinters/gdb/llvm-support.cpp | 8 +-
.../llvm-prettyprinters/gdb/llvm-support.gdb | 9 +-
libc/AOR_v20.02/Makefile | 90 +
libc/AOR_v20.02/README.md | 6 +
libc/AOR_v20.02/config.mk | 70 +
libc/AOR_v20.02/config.mk.dist | 68 +
libc/AOR_v20.02/math/Dir.mk | 111 +
libc/AOR_v20.02/math/cosf.c | 64 +
libc/AOR_v20.02/math/exp.c | 177 +
libc/AOR_v20.02/math/exp2.c | 144 +
libc/AOR_v20.02/math/exp2f.c | 81 +
libc/AOR_v20.02/math/exp2f_data.c | 79 +
libc/AOR_v20.02/math/exp_data.c | 1121 +
libc/AOR_v20.02/math/expf.c | 92 +
libc/AOR_v20.02/math/include/mathlib.h | 101 +
libc/AOR_v20.02/math/log.c | 163 +
libc/AOR_v20.02/math/log2.c | 142 +
libc/AOR_v20.02/math/log2_data.c | 210 +
libc/AOR_v20.02/math/log2f.c | 81 +
libc/AOR_v20.02/math/log2f_data.c | 34 +
libc/AOR_v20.02/math/log_data.c | 512 +
libc/AOR_v20.02/math/logf.c | 80 +
libc/AOR_v20.02/math/logf_data.c | 34 +
libc/AOR_v20.02/math/math_config.h | 420 +
libc/AOR_v20.02/math/math_err.c | 81 +
libc/AOR_v20.02/math/math_errf.c | 67 +
libc/AOR_v20.02/math/pow.c | 381 +
libc/AOR_v20.02/math/pow_log_data.c | 185 +
libc/AOR_v20.02/math/powf.c | 222 +
libc/AOR_v20.02/math/powf_log2_data.c | 35 +
libc/AOR_v20.02/math/s_cos.c | 7 +
libc/AOR_v20.02/math/s_cosf.c | 7 +
libc/AOR_v20.02/math/s_exp.c | 7 +
libc/AOR_v20.02/math/s_exp2f.c | 7 +
libc/AOR_v20.02/math/s_exp2f_1u.c | 7 +
libc/AOR_v20.02/math/s_expf.c | 7 +
libc/AOR_v20.02/math/s_expf_1u.c | 7 +
libc/AOR_v20.02/math/s_log.c | 7 +
libc/AOR_v20.02/math/s_logf.c | 7 +
libc/AOR_v20.02/math/s_pow.c | 7 +
libc/AOR_v20.02/math/s_powf.c | 7 +
libc/AOR_v20.02/math/s_sin.c | 7 +
libc/AOR_v20.02/math/s_sinf.c | 7 +
libc/AOR_v20.02/math/sincosf.c | 80 +
libc/AOR_v20.02/math/sincosf.h | 154 +
libc/AOR_v20.02/math/sincosf_data.c | 64 +
libc/AOR_v20.02/math/sinf.c | 68 +
libc/AOR_v20.02/math/test/mathbench.c | 772 +
libc/AOR_v20.02/math/test/mathtest.c | 1702 +
libc/AOR_v20.02/math/test/rtest/dotest.c | 2168 ++
libc/AOR_v20.02/math/test/rtest/intern.h | 92 +
libc/AOR_v20.02/math/test/rtest/main.c | 335 +
libc/AOR_v20.02/math/test/rtest/random.c | 100 +
libc/AOR_v20.02/math/test/rtest/random.h | 13 +
libc/AOR_v20.02/math/test/rtest/semi.c | 906 +
libc/AOR_v20.02/math/test/rtest/semi.h | 54 +
libc/AOR_v20.02/math/test/rtest/types.h | 26 +
libc/AOR_v20.02/math/test/rtest/wrappers.c | 262 +
libc/AOR_v20.02/math/test/rtest/wrappers.h | 115 +
libc/AOR_v20.02/math/test/runulp.sh | 295 +
.../math/test/testcases/directed/cosf.tst | 26 +
.../math/test/testcases/directed/exp.tst | 32 +
.../math/test/testcases/directed/exp2.tst | 31 +
.../math/test/testcases/directed/exp2f.tst | 26 +
.../math/test/testcases/directed/expf.tst | 24 +
.../math/test/testcases/directed/log.tst | 22 +
.../math/test/testcases/directed/log2.tst | 22 +
.../math/test/testcases/directed/log2f.tst | 28 +
.../math/test/testcases/directed/logf.tst | 70 +
.../math/test/testcases/directed/pow.tst | 1419 +
.../math/test/testcases/directed/powf.tst | 247 +
.../math/test/testcases/directed/sincosf.tst | 52 +
.../math/test/testcases/directed/sinf.tst | 29 +
.../math/test/testcases/random/double.tst | 11 +
.../math/test/testcases/random/float.tst | 16 +
libc/AOR_v20.02/math/test/traces/exp.txt | 16000 ++++++++++
libc/AOR_v20.02/math/test/traces/sincosf.txt | 31999 +++++++++++++++++++
libc/AOR_v20.02/math/test/ulp.c | 852 +
libc/AOR_v20.02/math/test/ulp.h | 363 +
libc/AOR_v20.02/math/tools/cos.sollya | 32 +
libc/AOR_v20.02/math/tools/exp.sollya | 36 +
libc/AOR_v20.02/math/tools/exp2.sollya | 49 +
libc/AOR_v20.02/math/tools/log.sollya | 36 +
libc/AOR_v20.02/math/tools/log2.sollya | 43 +
libc/AOR_v20.02/math/tools/log2_abs.sollya | 42 +
libc/AOR_v20.02/math/tools/log_abs.sollya | 36 +
libc/AOR_v20.02/math/tools/plot.py | 62 +
libc/AOR_v20.02/math/tools/remez.jl | 1335 +
libc/AOR_v20.02/math/tools/sin.sollya | 38 +
libc/AOR_v20.02/math/tools/v_exp.sollya | 31 +
libc/AOR_v20.02/math/tools/v_log.sollya | 35 +
libc/AOR_v20.02/math/tools/v_sin.sollya | 37 +
libc/AOR_v20.02/math/v_cos.c | 88 +
libc/AOR_v20.02/math/v_cosf.c | 77 +
libc/AOR_v20.02/math/v_exp.c | 95 +
libc/AOR_v20.02/math/v_exp.h | 15 +
libc/AOR_v20.02/math/v_exp2f.c | 79 +
libc/AOR_v20.02/math/v_exp2f_1u.c | 76 +
libc/AOR_v20.02/math/v_exp_data.c | 404 +
libc/AOR_v20.02/math/v_expf.c | 84 +
libc/AOR_v20.02/math/v_expf_1u.c | 81 +
libc/AOR_v20.02/math/v_log.c | 105 +
libc/AOR_v20.02/math/v_log.h | 19 +
libc/AOR_v20.02/math/v_log_data.c | 159 +
libc/AOR_v20.02/math/v_logf.c | 74 +
libc/AOR_v20.02/math/v_math.h | 642 +
libc/AOR_v20.02/math/v_pow.c | 28 +
libc/AOR_v20.02/math/v_powf.c | 236 +
libc/AOR_v20.02/math/v_sin.c | 87 +
libc/AOR_v20.02/math/v_sinf.c | 76 +
libc/AOR_v20.02/math/vn_cos.c | 13 +
libc/AOR_v20.02/math/vn_cosf.c | 13 +
libc/AOR_v20.02/math/vn_exp.c | 13 +
libc/AOR_v20.02/math/vn_exp2f.c | 13 +
libc/AOR_v20.02/math/vn_exp2f_1u.c | 12 +
libc/AOR_v20.02/math/vn_expf.c | 13 +
libc/AOR_v20.02/math/vn_expf_1u.c | 12 +
libc/AOR_v20.02/math/vn_log.c | 13 +
libc/AOR_v20.02/math/vn_logf.c | 13 +
libc/AOR_v20.02/math/vn_pow.c | 13 +
libc/AOR_v20.02/math/vn_powf.c | 13 +
libc/AOR_v20.02/math/vn_sin.c | 13 +
libc/AOR_v20.02/math/vn_sinf.c | 13 +
libc/AOR_v20.02/networking/Dir.mk | 77 +
libc/AOR_v20.02/networking/aarch64/chksum_simd.c | 147 +
libc/AOR_v20.02/networking/arm/chksum_simd.c | 150 +
libc/AOR_v20.02/networking/chksum.c | 82 +
libc/AOR_v20.02/networking/chksum_common.h | 133 +
libc/AOR_v20.02/networking/include/networking.h | 15 +
libc/AOR_v20.02/networking/test/chksum.c | 382 +
libc/AOR_v20.02/string/Dir.mk | 101 +
libc/AOR_v20.02/string/aarch64/check-arch.S | 11 +
libc/AOR_v20.02/string/aarch64/memchr-sve.S | 65 +
libc/AOR_v20.02/string/aarch64/memchr.S | 144 +
libc/AOR_v20.02/string/aarch64/memcmp-sve.S | 51 +
libc/AOR_v20.02/string/aarch64/memcmp.S | 134 +
libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S | 202 +
libc/AOR_v20.02/string/aarch64/memcpy.S | 240 +
libc/AOR_v20.02/string/aarch64/memset.S | 115 +
libc/AOR_v20.02/string/aarch64/stpcpy-sve.S | 11 +
libc/AOR_v20.02/string/aarch64/stpcpy.S | 11 +
libc/AOR_v20.02/string/aarch64/strchr-mte.S | 131 +
libc/AOR_v20.02/string/aarch64/strchr-sve.S | 72 +
libc/AOR_v20.02/string/aarch64/strchr.S | 132 +
libc/AOR_v20.02/string/aarch64/strchrnul-sve.S | 10 +
libc/AOR_v20.02/string/aarch64/strchrnul.S | 117 +
libc/AOR_v20.02/string/aarch64/strcmp-sve.S | 60 +
libc/AOR_v20.02/string/aarch64/strcmp.S | 171 +
libc/AOR_v20.02/string/aarch64/strcpy-sve.S | 72 +
libc/AOR_v20.02/string/aarch64/strcpy.S | 309 +
libc/AOR_v20.02/string/aarch64/strlen-mte.S | 186 +
libc/AOR_v20.02/string/aarch64/strlen-sve.S | 58 +
libc/AOR_v20.02/string/aarch64/strlen.S | 207 +
libc/AOR_v20.02/string/aarch64/strncmp-sve.S | 69 +
libc/AOR_v20.02/string/aarch64/strncmp.S | 262 +
libc/AOR_v20.02/string/aarch64/strnlen-sve.S | 75 +
libc/AOR_v20.02/string/aarch64/strnlen.S | 156 +
libc/AOR_v20.02/string/aarch64/strrchr-sve.S | 86 +
libc/AOR_v20.02/string/aarch64/strrchr.S | 148 +
libc/AOR_v20.02/string/arm/check-arch.S | 11 +
libc/AOR_v20.02/string/arm/memchr.S | 134 +
libc/AOR_v20.02/string/arm/memcpy.S | 588 +
libc/AOR_v20.02/string/arm/memset.S | 100 +
libc/AOR_v20.02/string/arm/strcmp-armv6m.S | 118 +
libc/AOR_v20.02/string/arm/strcmp.S | 477 +
libc/AOR_v20.02/string/arm/strcpy.c | 134 +
libc/AOR_v20.02/string/arm/strlen-armv6t2.S | 125 +
libc/AOR_v20.02/string/asmdefs.h | 32 +
libc/AOR_v20.02/string/include/stringlib.h | 58 +
libc/AOR_v20.02/string/test/memchr.c | 94 +
libc/AOR_v20.02/string/test/memcmp.c | 97 +
libc/AOR_v20.02/string/test/memcpy.c | 99 +
libc/AOR_v20.02/string/test/memmove.c | 145 +
libc/AOR_v20.02/string/test/memset.c | 112 +
libc/AOR_v20.02/string/test/stpcpy.c | 99 +
libc/AOR_v20.02/string/test/strchr.c | 99 +
libc/AOR_v20.02/string/test/strchrnul.c | 100 +
libc/AOR_v20.02/string/test/strcmp.c | 104 +
libc/AOR_v20.02/string/test/strcpy.c | 100 +
libc/AOR_v20.02/string/test/strlen.c | 92 +
libc/AOR_v20.02/string/test/strncmp.c | 104 +
libc/AOR_v20.02/string/test/strnlen.c | 94 +
libc/AOR_v20.02/string/test/strrchr.c | 98 +
libc/AOR_v20.02/string/x86_64/check-arch.S | 11 +
libc/CMakeLists.txt | 1 +
libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 180 +-
libc/cmake/modules/LLVMLibCRules.cmake | 86 +-
libc/cmake/modules/cpu_features/check_avx.cpp | 8 -
libc/cmake/modules/cpu_features/check_avx512f.cpp | 8 -
.../modules/cpu_features/check_cpu_features.cpp.in | 29 +
libc/cmake/modules/cpu_features/check_sse.cpp | 8 -
libc/cmake/modules/cpu_features/check_sse2.cpp | 8 -
libc/config/linux/CMakeLists.txt | 2 +
libc/config/linux/api.td | 84 +
libc/config/linux/signal.h.in | 4 +
libc/config/linux/threads.h.in | 17 +
libc/include/CMakeLists.txt | 12 +
libc/include/assert.h.def | 14 +
libc/include/threads.h.def | 2 +
libc/lib/CMakeLists.txt | 12 +
libc/spec/posix.td | 18 +-
libc/spec/stdc.td | 13 +-
libc/src/CMakeLists.txt | 2 +
libc/src/assert/CMakeLists.txt | 13 +
libc/src/assert/__assert_fail.cpp | 38 +
libc/src/assert/assert.h | 31 +
libc/src/math/CMakeLists.txt | 15 +-
libc/src/math/round.cpp | 21 +
libc/src/math/{round => }/round.h | 0
libc/src/math/round/CMakeLists.txt | 14 -
libc/src/math/round/round.cpp | 21 -
libc/src/math/{round => }/round_redirector.cpp | 0
libc/src/signal/linux/CMakeLists.txt | 33 +
libc/src/signal/linux/__restore.cpp | 20 +
libc/src/signal/linux/sigaction.cpp | 56 +
libc/src/signal/sigaction.h | 22 +
libc/src/string/CMakeLists.txt | 63 +-
libc/src/string/memcpy.cpp | 22 +
libc/src/string/memcpy.h | 21 +
libc/src/string/memcpy_arch_specific.h.def | 65 +
libc/src/string/memory_utils/CMakeLists.txt | 7 +-
libc/src/string/memory_utils/memcpy_utils.h | 100 +
libc/src/string/memory_utils/utils.h | 7 +-
libc/src/string/x86/CMakeLists.txt | 4 +
libc/src/string/x86/memcpy_arch_specific.h.inc | 35 +
libc/src/{sys/mman => threads}/CMakeLists.txt | 0
libc/src/threads/linux/CMakeLists.txt | 89 +
libc/src/threads/linux/mtx_init.cpp | 21 +
libc/src/threads/linux/mtx_lock.cpp | 62 +
libc/src/threads/linux/mtx_unlock.cpp | 44 +
libc/src/threads/linux/thrd_create.cpp | 98 +
libc/src/threads/linux/thrd_join.cpp | 43 +
libc/src/threads/linux/thread_start_args.h.def | 11 +
libc/src/threads/linux/thread_utils.h | 38 +
.../threads/linux/x86_64/thread_start_args.h.in | 21 +
libc/src/threads/mtx_init.h | 20 +
libc/src/threads/mtx_lock.h | 20 +
libc/src/threads/mtx_unlock.h | 20 +
libc/src/threads/thrd_create.h | 20 +
libc/src/threads/thrd_join.h | 20 +
libc/test/src/CMakeLists.txt | 2 +
libc/test/src/assert/CMakeLists.txt | 15 +
libc/test/src/assert/assert_test.cpp | 32 +
libc/test/src/signal/CMakeLists.txt | 15 +
libc/test/src/signal/sigaction_test.cpp | 66 +
libc/test/src/signal/sigprocmask_test.cpp | 26 +-
libc/test/src/string/CMakeLists.txt | 21 +
libc/test/src/string/memcpy_test.cpp | 53 +
libc/test/src/string/memory_utils/CMakeLists.txt | 7 +
.../src/string/memory_utils/memcpy_utils_test.cpp | 208 +
libc/test/src/string/memory_utils/utils_test.cpp | 8 +
libc/test/src/sys/mman/linux/mmap_test.cpp | 17 +-
libc/test/src/threads/CMakeLists.txt | 34 +
libc/test/src/threads/mtx_test.cpp | 116 +
libc/test/src/threads/thrd_test.cpp | 52 +
libc/utils/UnitTest/Test.cpp | 30 +-
libc/utils/buildbot/Dockerfile | 37 +
libc/utils/buildbot/README.txt | 16 +
libc/utils/buildbot/run.sh | 10 +
libc/utils/testutils/ExecuteFunction.h | 24 +-
libc/utils/testutils/ExecuteFunctionUnix.cpp | 45 +-
libc/utils/testutils/StreamWrapper.cpp | 1 +
libcxx/cmake/Modules/HandleLibCXXABI.cmake | 6 +-
libcxx/docs/FeatureTestMacroTable.rst | 2 +-
libcxx/include/__functional_03 | 15 +-
libcxx/include/codecvt | 72 +-
libcxx/include/exception | 2 +
libcxx/include/filesystem | 1 +
libcxx/include/functional | 11 +-
libcxx/include/future | 1 +
libcxx/include/ios | 3 +-
libcxx/include/memory | 32 +-
libcxx/include/random | 5 +
libcxx/include/regex | 3 +-
libcxx/include/stdexcept | 7 +
libcxx/include/system_error | 1 +
libcxx/include/type_traits | 392 +-
libcxx/include/typeinfo | 1 +
libcxx/include/version | 2 +-
libcxx/lib/abi/CHANGELOG.TXT | 2 +-
.../fstreams/ifstream.cons/wchar_pointer.pass.cpp | 2 +
.../ifstream.members/open_wchar_pointer.pass.cpp | 2 +
.../libcxx/selftest/test.file_dependencies.sh.cpp | 12 +
.../charconv.to.chars/availability.fail.cpp | 3 +
.../abi_bug_cxx03_cxx11_example.sh.cpp | 2 +-
.../func.wrap/depr_in_cxx03.fail.cpp | 29 +
libcxx/test/lit.cfg | 3 +-
.../array/array.creation/to_array.fail.cpp | 2 +-
.../std/containers/sequences/deque/types.pass.cpp | 2 +
.../std/containers/sequences/list/types.pass.cpp | 2 +
.../std/containers/sequences/vector/types.pass.cpp | 2 +
.../generic_category.pass.cpp | 3 +-
.../syserr.errcat.objects/system_category.pass.cpp | 3 +-
.../fstreams/filebuf.virtuals/seekoff.pass.cpp | 2 +
.../fstreams/filebuf.virtuals/underflow.pass.cpp | 1 +
.../fstreams/ifstream.assign/member_swap.pass.cpp | 2 +
.../fstreams/ifstream.assign/move_assign.pass.cpp | 1 +
.../ifstream.assign/nonmember_swap.pass.cpp | 2 +
.../fstreams/ifstream.cons/move.pass.cpp | 1 +
.../fstreams/ifstream.cons/path.pass.cpp | 1 +
.../fstreams/ifstream.cons/pointer.pass.cpp | 2 +
.../fstreams/ifstream.cons/string.pass.cpp | 2 +
.../fstreams/ifstream.members/close.pass.cpp | 2 +
.../fstreams/ifstream.members/open_path.pass.cpp | 1 +
.../ifstream.members/open_pointer.pass.cpp | 2 +
.../fstreams/ifstream.members/open_string.pass.cpp | 2 +
.../fstreams/ifstream.members/rdbuf.pass.cpp | 2 +
.../new.delete.array/new_array_nothrow.pass.cpp | 1 +
.../new_array_nothrow_replace.pass.cpp | 1 +
.../new.delete.array/new_array_replace.pass.cpp | 1 +
.../new.delete.single/new_nothrow_replace.pass.cpp | 1 +
.../new.delete.single/new_replace.pass.cpp | 1 +
.../forward_list.version.pass.cpp | 16 +-
.../support.limits.general/list.version.pass.cpp | 16 +-
.../version.version.pass.cpp | 16 +-
.../locale.stdcvt/codecvt_utf16.pass.cpp | 1 +
.../locale.stdcvt/codecvt_utf8.pass.cpp | 1 +
.../conversions/conversions.buffer/ctor.pass.cpp | 1 +
.../conversions.buffer/pbackfail.pass.cpp | 2 +
.../conversions.buffer/underflow.pass.cpp | 2 +
.../locales/locale/locale.members/combine.pass.cpp | 1 +
.../rand.dist.bern.bin/eval.pass.cpp | 141 +
.../futures.unique_future/wait_for.pass.cpp | 1 +
.../futures.unique_future/wait_until.pass.cpp | 1 +
.../func.wrap.func.alg/swap.pass.cpp | 1 +
.../func.wrap.func/func.wrap.func.con/F.pass.cpp | 1 +
.../func.wrap.func.con/F_assign.pass.cpp | 1 +
.../func.wrap.func.con/copy_assign.pass.cpp | 1 +
.../func.wrap.func.con/copy_move.pass.cpp | 1 +
.../func.wrap.func.con/nullptr_t_assign.pass.cpp | 1 +
.../func.wrap.func.mod/swap.pass.cpp | 1 +
.../enable_shared_from_this.pass.cpp | 1 +
.../pointer_deleter_throw.pass.cpp | 1 +
.../pointer_throw.pass.cpp | 1 +
.../std/utilities/meta/meta.rel/is_same.pass.cpp | 11 +
libcxx/test/support/msvc_stdlib_force_include.h | 16 +-
libcxx/utils/docker/debian9/buildbot/Dockerfile | 40 +
.../docker/debian9/buildbot/buildbot-auth.json | 4 +
.../docker/debian9/buildbot/docker-compose.yml | 19 +
.../debian9/buildbot/install-gcloud-agents.sh | 11 +
.../docker/debian9/buildbot/install-packages.sh | 35 +
.../utils/docker/debian9/buildbot/run_buildbot.sh | 111 +
libcxx/utils/docker/debian9/compilers.yml | 174 -
.../docker/debian9/compilers/clang.Dockerfile | 19 -
.../debian9/compilers/compiler-zoo.Dockerfile | 37 -
.../utils/docker/debian9/compilers/gcc.Dockerfile | 24 -
libcxx/utils/docker/debian9/docker-compose.yml | 14 -
.../docker/debian9/llvm-buildbot-worker.Dockerfile | 23 -
.../docker/debian9/llvm-builder-base.Dockerfile | 47 -
.../docker/debian9/scripts/build_gcc_version.sh | 108 -
.../docker/debian9/scripts/build_llvm_version.sh | 106 -
.../scripts/buildbot/docker_start_buildbots.sh | 8 -
.../debian9/scripts/buildbot/run_buildbot.sh | 110 -
.../debian9/scripts/install_clang_packages.sh | 81 -
.../generate_feature_test_macro_components.py | 1 -
libcxx/utils/libcxx/test/config.py | 13 +-
libcxx/utils/libcxx/test/format.py | 23 +-
libcxx/utils/run.py | 45 +-
libcxx/www/cxx2a_status.html | 2 +-
libcxxabi/CMakeLists.txt | 28 -
libcxxabi/src/abort_message.h | 11 +-
libcxxabi/src/cxa_guard_impl.h | 28 +-
libcxxabi/src/include/atomic_support.h | 30 -
libcxxabi/test/CMakeLists.txt | 26 +
libunwind/src/AddressSpace.hpp | 70 +-
libunwind/src/DwarfParser.hpp | 101 +-
libunwind/src/FrameHeaderCache.hpp | 149 +
libunwind/src/Registers.hpp | 13 +
libunwind/src/config.h | 3 +-
libunwind/test/frameheadercache_test.pass.cpp | 92 +
lld/.clang-tidy | 19 +
lld/COFF/Config.h | 1 +
lld/COFF/Driver.cpp | 1 +
lld/COFF/Options.td | 2 +
lld/COFF/Writer.cpp | 47 +-
lld/Common/TargetOptionsCommandFlags.cpp | 25 +-
lld/ELF/Arch/Hexagon.cpp | 2 +
lld/ELF/Config.h | 2 +
lld/ELF/Driver.cpp | 1 +
lld/ELF/DriverUtils.cpp | 1 +
lld/ELF/InputFiles.cpp | 11 +-
lld/ELF/LinkerScript.cpp | 30 +-
lld/ELF/LinkerScript.h | 10 +-
lld/ELF/Options.td | 2 +
lld/ELF/Relocations.cpp | 38 +
lld/ELF/Relocations.h | 3 +
lld/ELF/ScriptParser.cpp | 39 +-
lld/ELF/SyntheticSections.cpp | 12 +-
lld/ELF/Writer.cpp | 43 +-
lld/MinGW/Driver.cpp | 1 +
lld/docs/ELF/linker_script.rst | 53 +
lld/docs/index.rst | 1 +
lld/docs/ld.lld.1 | 2 +
lld/test/COFF/arm-thumb-thunks-multipass.s | 4 +-
lld/test/COFF/arm-thumb-thunks.s | 6 +-
lld/test/COFF/arm64-delayimport.yaml | 2 +-
lld/test/COFF/arm64-import2.test | 4 +-
lld/test/COFF/arm64-relocs-imports.test | 4 +-
lld/test/COFF/arm64-thunks.s | 2 +-
lld/test/COFF/armnt-blx23t.test | 4 +-
lld/test/COFF/armnt-branch24t.test | 4 +-
lld/test/COFF/armnt-mov32t-exec.test | 4 +-
lld/test/COFF/armnt-movt32t.test | 4 +-
lld/test/COFF/armnt-rel32.yaml | 4 +-
lld/test/COFF/autoimport-arm-data.s | 2 +-
lld/test/COFF/autoimport-arm64-data.s | 2 +-
lld/test/COFF/autoimport-list-ptrs.s | 2 +-
lld/test/COFF/autoimport-refptr.s | 4 +-
lld/test/COFF/autoimport-x86.s | 4 +-
lld/test/COFF/base.test | 4 +-
lld/test/COFF/delayimports-armnt.yaml | 2 +-
lld/test/COFF/delayimports32.test | 2 +-
lld/test/COFF/dll.test | 6 +-
lld/test/COFF/export-arm64.yaml | 2 +-
lld/test/COFF/export.test | 16 +-
lld/test/COFF/export32.test | 16 +-
lld/test/COFF/imports-gnu-only.s | 2 +-
lld/test/COFF/imports-ordinal-only.s | 2 +-
lld/test/COFF/imports.test | 4 +-
lld/test/COFF/lto-comdat.ll | 12 +-
lld/test/COFF/lto-cpu-string.ll | 4 +-
lld/test/COFF/lto.ll | 12 +-
lld/test/COFF/no-idata.s | 2 +-
lld/test/COFF/options.test | 10 +
lld/test/COFF/pdata-arm64.yaml | 2 +-
lld/test/COFF/pdb-tpi-aligned-records.test | 46 +
lld/test/COFF/unwind.test | 2 +-
lld/test/ELF/aarch64-abs16.s | 2 +-
lld/test/ELF/aarch64-abs32.s | 2 +-
lld/test/ELF/aarch64-condb-reloc.s | 2 +-
lld/test/ELF/aarch64-copy.s | 4 +-
lld/test/ELF/aarch64-cortex-a53-843419-address.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-large.s | 14 +-
lld/test/ELF/aarch64-cortex-a53-843419-recognize.s | 6 +-
.../ELF/aarch64-cortex-a53-843419-thunk-align.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 2 +-
lld/test/ELF/aarch64-cortex-a53-843419-tlsrelax.s | 2 +-
lld/test/ELF/aarch64-feature-bti.s | 12 +-
lld/test/ELF/aarch64-feature-btipac.s | 8 +-
lld/test/ELF/aarch64-feature-pac.s | 6 +-
lld/test/ELF/aarch64-ifunc-bti.s | 2 +-
lld/test/ELF/aarch64-plt.s | 4 +-
lld/test/ELF/aarch64-prel16.s | 2 +-
lld/test/ELF/aarch64-prel32.s | 2 +-
lld/test/ELF/aarch64-thunk-section-location.s | 2 +-
lld/test/ELF/aarch64-tstbr14-reloc.s | 2 +-
lld/test/ELF/allow-multiple-definition.s | 4 +-
lld/test/ELF/arm-bl-v6-inrange.s | 2 +-
lld/test/ELF/arm-bl-v6.s | 8 +-
lld/test/ELF/arm-blx.s | 2 +-
lld/test/ELF/arm-branch-rangethunk.s | 4 +-
lld/test/ELF/arm-branch-undef-weak-plt-thunk.s | 2 +-
lld/test/ELF/arm-branch.s | 2 +-
lld/test/ELF/arm-copy.s | 4 +-
lld/test/ELF/arm-exidx-add-missing.s | 2 +-
lld/test/ELF/arm-exidx-canunwind.s | 4 +-
lld/test/ELF/arm-exidx-dedup-and-sentinel.s | 2 +-
lld/test/ELF/arm-exidx-emit-relocs.s | 2 +-
lld/test/ELF/arm-exidx-gc.s | 4 +-
lld/test/ELF/arm-exidx-order.s | 8 +-
lld/test/ELF/arm-exidx-sentinel-orphan.s | 2 +-
lld/test/ELF/arm-exidx-shared.s | 2 +-
lld/test/ELF/arm-extreme-range-pi-thunk.s | 4 +-
lld/test/ELF/arm-force-pi-thunk.s | 4 +-
lld/test/ELF/arm-fpic-got.s | 2 +-
lld/test/ELF/arm-gnu-ifunc-plt.s | 2 +-
lld/test/ELF/arm-gnu-ifunc.s | 2 +-
lld/test/ELF/arm-got-relative.s | 2 +-
lld/test/ELF/arm-gotoff.s | 2 +-
lld/test/ELF/arm-icf-exidx.s | 2 +-
lld/test/ELF/arm-long-thunk-converge.s | 4 +-
lld/test/ELF/arm-mov-relocs.s | 4 +-
lld/test/ELF/arm-plt-reloc.s | 10 +-
lld/test/ELF/arm-sbrel32.s | 2 +-
lld/test/ELF/arm-target2.s | 8 +-
lld/test/ELF/arm-thumb-blx.s | 2 +-
lld/test/ELF/arm-thumb-branch-rangethunk.s | 2 +-
lld/test/ELF/arm-thumb-branch.s | 2 +-
lld/test/ELF/arm-thumb-condbranch-thunk.s | 14 +-
lld/test/ELF/arm-thumb-interwork-ifunc.s | 2 +-
lld/test/ELF/arm-thumb-interwork-notfunc.s | 3 +-
lld/test/ELF/arm-thumb-interwork-shared.s | 2 +-
lld/test/ELF/arm-thumb-interwork-thunk-v5.s | 4 +-
lld/test/ELF/arm-thumb-interwork-thunk.s | 12 +-
lld/test/ELF/arm-thumb-mix-range-thunk-os.s | 22 +-
lld/test/ELF/arm-thumb-narrow-branch-check.s | 2 +-
lld/test/ELF/arm-thumb-no-undefined-thunk.s | 2 +-
lld/test/ELF/arm-thumb-pc8-weak.s | 2 +-
lld/test/ELF/arm-thumb-plt-range-thunk-os.s | 8 +-
lld/test/ELF/arm-thumb-plt-reloc.s | 4 +-
lld/test/ELF/arm-thumb-range-thunk-os.s | 20 +-
lld/test/ELF/arm-thumb-thunk-empty-pass.s | 2 +-
lld/test/ELF/arm-thumb-thunk-v6m.s | 8 +-
lld/test/ELF/arm-thumb-undefined-weak-narrow.test | 2 +-
lld/test/ELF/arm-thumb-undefined-weak.s | 2 +-
lld/test/ELF/arm-thunk-edgecase.s | 4 +-
lld/test/ELF/arm-thunk-largesection.s | 10 +-
lld/test/ELF/arm-thunk-linkerscript-dotexpr.s | 6 +-
lld/test/ELF/arm-thunk-linkerscript-large.s | 12 +-
lld/test/ELF/arm-thunk-linkerscript-orphan.s | 2 +-
lld/test/ELF/arm-thunk-linkerscript-sort.s | 4 +-
lld/test/ELF/arm-thunk-linkerscript.s | 4 +-
lld/test/ELF/arm-thunk-multipass-plt.s | 4 +-
lld/test/ELF/arm-thunk-multipass.s | 6 +-
lld/test/ELF/arm-thunk-nosuitable.s | 2 +-
lld/test/ELF/arm-thunk-re-add.s | 6 +-
lld/test/ELF/arm-tls-gd-nonpreemptible.s | 2 +-
lld/test/ELF/arm-tls-gd32.s | 2 +-
lld/test/ELF/arm-tls-ie32.s | 2 +-
lld/test/ELF/arm-tls-ldm32.s | 4 +-
lld/test/ELF/arm-tls-le32.s | 2 +-
lld/test/ELF/arm-tls-norelax-ie-le.s | 2 +-
lld/test/ELF/arm-undefined-weak.s | 2 +-
lld/test/ELF/basic-ppc.s | 2 +-
lld/test/ELF/basic-ppc64.s | 2 +-
lld/test/ELF/bss-start-common.s | 2 +-
lld/test/ELF/build-id.s | 30 +-
lld/test/ELF/defsym.s | 4 +-
lld/test/ELF/edata-etext.s | 2 +-
lld/test/ELF/edata-no-bss.s | 2 +-
lld/test/ELF/eh-frame-hdr-abs-fde.s | 2 +-
lld/test/ELF/eh-frame-hdr-icf.s | 2 +-
lld/test/ELF/emit-relocs-gc.s | 4 +-
lld/test/ELF/exclude.s | 4 +-
lld/test/ELF/format-binary.test | 4 +-
lld/test/ELF/gc-sections-metadata-startstop.s | 2 +-
lld/test/ELF/gnu-hash-table.s | 6 +-
lld/test/ELF/gnu-ifunc-dyntags.s | 2 +-
lld/test/ELF/got32-i386.s | 2 +-
lld/test/ELF/got32x-i386.s | 2 +-
lld/test/ELF/hexagon-tls-gd-xform.s | 47 +
lld/test/ELF/i386-pc16.test | 2 +-
lld/test/ELF/i386-pc8.s | 2 +-
lld/test/ELF/i386-reloc-large-addend.s | 2 +-
lld/test/ELF/i386-reloc-range.s | 2 +-
lld/test/ELF/icf7.s | 2 +-
lld/test/ELF/incompatible.s | 13 +
lld/test/ELF/init_fini_priority.s | 2 +-
lld/test/ELF/linkerscript/absolute-expr.test | 2 +-
lld/test/ELF/linkerscript/addr.test | 2 +-
lld/test/ELF/linkerscript/align-empty.test | 10 +-
lld/test/ELF/linkerscript/align1.test | 6 +-
lld/test/ELF/linkerscript/align2.test | 2 +-
lld/test/ELF/linkerscript/align3.test | 2 +-
.../arm-exidx-sentinel-and-assignment.s | 2 +-
lld/test/ELF/linkerscript/at-self-reference.s | 63 -
lld/test/ELF/linkerscript/at.s | 9 +-
lld/test/ELF/linkerscript/at2.test | 2 +-
lld/test/ELF/linkerscript/at4.s | 5 +-
lld/test/ELF/linkerscript/common-assign.s | 8 +-
lld/test/ELF/linkerscript/constructor.test | 2 +-
lld/test/ELF/linkerscript/data-commands1.test | 2 +-
lld/test/ELF/linkerscript/define.test | 2 +-
lld/test/ELF/linkerscript/discard-gnu-hash.s | 6 +-
lld/test/ELF/linkerscript/discard-linkorder.s | 2 +-
lld/test/ELF/linkerscript/discard-section.s | 2 +-
lld/test/ELF/linkerscript/double-bss.test | 6 +-
lld/test/ELF/linkerscript/eh-frame-emit-relocs.s | 2 +-
lld/test/ELF/linkerscript/eh-frame-hdr.s | 2 +-
lld/test/ELF/linkerscript/eh-frame-merge.s | 2 +-
lld/test/ELF/linkerscript/eh-frame.s | 2 +-
.../ELF/linkerscript/emit-reloc-section-names.s | 2 +-
.../ELF/linkerscript/emit-relocs-ehframe-discard.s | 2 +-
lld/test/ELF/linkerscript/empty-load.s | 2 +-
.../ELF/linkerscript/empty-sections-expressions.s | 4 +-
lld/test/ELF/linkerscript/extend-pt-load1.test | 6 +-
lld/test/ELF/linkerscript/extend-pt-load2.test | 9 +-
lld/test/ELF/linkerscript/extend-pt-load3.test | 7 +-
lld/test/ELF/linkerscript/input-order.s | 4 +-
lld/test/ELF/linkerscript/input-sec-dup.s | 2 +-
.../linkerscript/linker-script-in-search-path.s | 2 +-
lld/test/ELF/linkerscript/lma-align.test | 12 +-
lld/test/ELF/linkerscript/loadaddr.s | 2 +-
lld/test/ELF/linkerscript/locationcountererr2.s | 2 +-
lld/test/ELF/linkerscript/map-file2.test | 8 +-
lld/test/ELF/linkerscript/memory-err.s | 23 +-
lld/test/ELF/linkerscript/memory-include.test | 2 +-
lld/test/ELF/linkerscript/memory.s | 26 +
lld/test/ELF/linkerscript/memory3.s | 4 +-
lld/test/ELF/linkerscript/merge-header-load.s | 5 +-
lld/test/ELF/linkerscript/merge-nonalloc.s | 2 +-
lld/test/ELF/linkerscript/merge-sections-syms.s | 34 +-
lld/test/ELF/linkerscript/merge-sections.s | 2 +-
.../ELF/linkerscript/multi-sections-constraint.s | 4 +-
lld/test/ELF/linkerscript/noload.s | 53 +-
lld/test/ELF/linkerscript/non-alloc.s | 6 +-
lld/test/ELF/linkerscript/numbers.s | 4 +-
lld/test/ELF/linkerscript/orphan-align.s | 2 +-
lld/test/ELF/linkerscript/orphan.s | 2 +-
lld/test/ELF/linkerscript/orphans.s | 4 +-
.../out-of-order-section-in-region.test | 2 +-
lld/test/ELF/linkerscript/out-of-order.s | 2 +-
.../ELF/linkerscript/output-section-include.test | 4 +-
lld/test/ELF/linkerscript/output-too-large.s | 31 +-
lld/test/ELF/linkerscript/overlapping-sections.s | 14 +-
lld/test/ELF/linkerscript/overlay.test | 5 +-
lld/test/ELF/linkerscript/region-alias.s | 4 +-
lld/test/ELF/linkerscript/repsection-symbol.s | 8 +-
lld/test/ELF/linkerscript/repsection-va.s | 2 +-
lld/test/ELF/linkerscript/rosegment.test | 25 +-
.../ELF/linkerscript/section-address-align.test | 34 +
lld/test/ELF/linkerscript/section-align2.test | 17 +-
lld/test/ELF/linkerscript/section-include.test | 4 +-
lld/test/ELF/linkerscript/sections-constraint.s | 4 +-
lld/test/ELF/linkerscript/sections-gc.s | 2 +-
lld/test/ELF/linkerscript/sections-keep.s | 22 +-
lld/test/ELF/linkerscript/sections-padding.s | 25 +-
lld/test/ELF/linkerscript/sections.s | 10 +-
lld/test/ELF/linkerscript/sizeofheaders.s | 4 +-
lld/test/ELF/linkerscript/sort-nested.s | 8 +-
lld/test/ELF/linkerscript/sort.s | 24 +-
lld/test/ELF/linkerscript/subalign.s | 6 +-
lld/test/ELF/linkerscript/symbol-conflict.s | 11 -
lld/test/ELF/linkerscript/symbol-only.test | 2 +-
lld/test/ELF/linkerscript/symbols-non-alloc.test | 2 +-
lld/test/ELF/linkerscript/synthetic-symbols1.test | 18 +-
lld/test/ELF/linkerscript/unused-synthetic.s | 2 +-
lld/test/ELF/linkerscript/unused-synthetic2.test | 2 +-
lld/test/ELF/linkerscript/va.s | 2 +-
lld/test/ELF/linkerscript/wildcards.s | 8 +-
lld/test/ELF/linkerscript/wildcards2.s | 2 +-
lld/test/ELF/lto/cpu-string.ll | 6 +-
lld/test/ELF/lto/lto-start.ll | 2 +-
lld/test/ELF/lto/obj-path.ll | 4 +-
lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +-
lld/test/ELF/lto/thinlto-obj-path.ll | 2 +-
lld/test/ELF/many-alloc-sections.s | 2 +-
lld/test/ELF/mips-32.s | 4 +-
lld/test/ELF/mips-64.s | 2 +-
lld/test/ELF/mips-got-relocs.s | 8 +-
lld/test/ELF/mips-got16-relocatable.s | 2 +-
lld/test/ELF/mips-gp-disp.s | 2 +-
lld/test/ELF/mips-gprel32-relocs.s | 2 +-
lld/test/ELF/mips-jalr.s | 4 +-
lld/test/ELF/mips-mgot.s | 2 +-
lld/test/ELF/mips-micro-cross-calls.s | 4 +-
lld/test/ELF/mips-micro-jal.s | 12 +-
lld/test/ELF/mips-micro-plt.s | 2 +-
lld/test/ELF/mips-micro-relocs.s | 4 +-
lld/test/ELF/mips-micro-thunks.s | 8 +-
lld/test/ELF/mips-micror6-relocs.s | 4 +-
lld/test/ELF/mips-npic-call-pic-script.s | 4 +-
lld/test/ELF/mips-pc-relocs.s | 2 +-
lld/test/ELF/mips-tls-64-pic-local-variable.s | 2 +-
lld/test/ELF/mips-tls-hilo.s | 2 +-
lld/test/ELF/non-alloc-link-order-gc.s | 2 +-
lld/test/ELF/ppc64-local-entry.s | 2 +-
.../ELF/ppc64-split-stack-adjust-size-success.s | 8 +-
lld/test/ELF/pr37735.s | 2 +-
lld/test/ELF/relocatable-empty-archive.s | 2 +-
lld/test/ELF/relocatable-sections.s | 2 +-
lld/test/ELF/relocatable-symbols.s | 2 +-
lld/test/ELF/relocatable.s | 8 +-
lld/test/ELF/relocation-copy-i686.s | 2 +-
lld/test/ELF/relocation-copy.s | 2 +-
lld/test/ELF/relocation-in-merge.s | 2 +-
lld/test/ELF/relro-omagic.s | 2 +-
lld/test/ELF/sectionstart-noallochdr.s | 2 +-
lld/test/ELF/sectionstart.s | 10 +-
lld/test/ELF/startstop-gccollect.s | 6 +-
lld/test/ELF/startstop.s | 2 +-
lld/test/ELF/strip-all.s | 8 +-
lld/test/ELF/synthetic-got.s | 8 +-
lld/test/ELF/unique-orphans.s | 26 +
lld/test/ELF/wrap-no-real.s | 6 +-
lld/test/ELF/wrap.s | 6 +-
lld/test/ELF/x86-64-plt-high-addr.s | 2 +-
lld/test/ELF/x86-64-retpoline-znow-static-iplt.s | 2 +-
lld/test/mach-o/PIE.yaml | 6 +-
lld/test/mach-o/arm-interworking-movw.yaml | 2 +-
lld/test/mach-o/arm64-reloc-negDelta32-fixup.yaml | 4 +-
lld/test/mach-o/arm64-section-order.yaml | 4 +-
lld/test/mach-o/data-in-code-load-command.yaml | 16 +-
lld/test/mach-o/do-not-emit-unwind-fde-arm64.yaml | 4 +-
lld/test/mach-o/dylib-install-names.yaml | 8 +-
lld/test/mach-o/eh-frame-relocs-arm64.yaml | 4 +-
lld/test/mach-o/executable-exports.yaml | 2 +-
lld/test/mach-o/export-trie-order.yaml | 2 +-
lld/test/mach-o/function-starts-load-command.yaml | 10 +-
lld/test/mach-o/gcc_except_tab-got-arm64.yaml | 2 +-
lld/test/mach-o/got-order.yaml | 2 +-
lld/test/mach-o/hello-world-arm64.yaml | 2 +-
lld/test/mach-o/interposing-section.yaml | 4 +-
lld/test/mach-o/lazy-bind-x86_64.yaml | 6 +-
lld/test/mach-o/lc_segment_filesize.yaml | 2 +-
lld/test/mach-o/mach_header-cpusubtype.yaml | 6 +-
lld/test/mach-o/parse-data-in-code-armv7.yaml | 2 +-
lld/test/mach-o/rpath.yaml | 2 +-
lld/test/mach-o/run-tlv-pass-x86-64.yaml | 2 +-
lld/test/mach-o/sectattrs.yaml | 2 +-
lld/test/mach-o/seg-protection-arm64.yaml | 2 +-
lld/test/mach-o/seg-protection-x86_64.yaml | 2 +-
lld/test/mach-o/source-version.yaml | 2 +-
lld/test/mach-o/stack-size.yaml | 4 +-
lld/test/mach-o/unwind-info-simple-arm64.yaml | 2 +-
lld/test/mach-o/unwind-info-simple-x86_64.yaml | 2 +-
lld/test/mach-o/upward-dylib-load-command.yaml | 2 +-
lld/test/mach-o/use-dylib.yaml | 2 +-
.../mach-o/version-min-load-command-object.yaml | 6 +-
lld/test/mach-o/version-min-load-command.yaml | 12 +-
lld/wasm/Driver.cpp | 1 +
lldb/.clang-tidy | 2 +
lldb/bindings/interface/SBAddress.i | 2 +-
lldb/include/lldb/Core/Disassembler.h | 22 +-
lldb/include/lldb/Core/PropertiesBase.td | 6 +
lldb/include/lldb/DataFormatters/StringPrinter.h | 6 +
lldb/include/lldb/Host/Host.h | 6 +-
lldb/include/lldb/Interpreter/OptionValueRegex.h | 6 +-
lldb/include/lldb/Symbol/CompilerType.h | 11 +-
lldb/include/lldb/Symbol/TypeSystem.h | 5 +
lldb/include/lldb/Target/Platform.h | 5 +-
lldb/include/lldb/Target/RegisterContextUnwind.h | 257 +
lldb/include/lldb/Target/StackFrame.h | 11 +-
lldb/include/lldb/Target/StackFrameList.h | 2 +-
lldb/include/lldb/Target/StackFrameRecognizer.h | 14 +-
lldb/include/lldb/Target/Thread.h | 2 +-
lldb/include/lldb/Target/UnwindLLDB.h | 157 +
lldb/include/lldb/Utility/ArchSpec.h | 13 +
lldb/include/lldb/Utility/ConstString.h | 15 +-
lldb/include/lldb/Utility/FileSpec.h | 15 +
lldb/include/lldb/Utility/ProcessInfo.h | 88 +-
lldb/include/lldb/lldb-forward.h | 1 -
lldb/packages/Python/lldbsuite/test/decorators.py | 22 +-
lldb/packages/Python/lldbsuite/test/dotest.py | 3 +-
lldb/packages/Python/lldbsuite/test/lldbtest.py | 14 +-
lldb/packages/Python/lldbsuite/test/lldbutil.py | 2 +-
.../test/tools/lldb-vscode/lldbvscode_testcase.py | 8 +-
lldb/source/Commands/CommandObjectDisassemble.cpp | 370 +-
lldb/source/Commands/CommandObjectDisassemble.h | 9 +
lldb/source/Commands/CommandObjectExpression.cpp | 45 +-
lldb/source/Commands/CommandObjectExpression.h | 5 +-
lldb/source/Commands/CommandObjectFrame.cpp | 41 +-
lldb/source/Commands/CommandObjectPlatform.cpp | 6 +-
lldb/source/Commands/CommandObjectProcess.cpp | 4 +-
lldb/source/Commands/CommandObjectReproducer.cpp | 85 +-
lldb/source/Commands/CommandObjectSettings.cpp | 50 +-
lldb/source/Commands/Options.td | 8 +-
lldb/source/Core/Disassembler.cpp | 126 +-
lldb/source/DataFormatters/StringPrinter.cpp | 22 +-
lldb/source/Expression/UserExpression.cpp | 4 +
lldb/source/Host/CMakeLists.txt | 2 +-
lldb/source/Host/common/Host.cpp | 20 +
lldb/source/Host/freebsd/Host.cpp | 12 +-
lldb/source/Host/linux/Host.cpp | 8 +-
lldb/source/Host/macosx/objcxx/Host.mm | 45 +-
lldb/source/Host/netbsd/Host.cpp | 268 -
lldb/source/Host/netbsd/HostNetBSD.cpp | 268 +
lldb/source/Host/openbsd/Host.cpp | 8 +-
lldb/source/Host/windows/Host.cpp | 10 +-
.../Plugins/Architecture/Mips/ArchitectureMips.cpp | 5 +-
.../Plugins/ExpressionParser/Clang/ASTUtils.h | 3 +-
.../Clang/ClangExpressionSourceCode.cpp | 1 +
.../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 2 +-
.../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 2 +
.../Language/ClangCommon/ClangHighlighter.cpp | 1 +
lldb/source/Plugins/Language/ObjC/NSString.cpp | 7 +
.../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 94 +-
.../MemoryHistory/asan/MemoryHistoryASan.cpp | 7 +-
.../Platform/MacOSX/PlatformAppleTVSimulator.cpp | 7 +-
.../MacOSX/PlatformAppleWatchSimulator.cpp | 7 +-
.../Plugins/Platform/MacOSX/PlatformDarwin.cpp | 274 +-
.../Plugins/Platform/MacOSX/PlatformDarwin.h | 35 +-
.../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 92 +-
.../Platform/MacOSX/PlatformiOSSimulator.cpp | 7 +-
.../Plugins/Process/FreeBSD/FreeBSDThread.cpp | 16 +-
.../source/Plugins/Process/FreeBSD/FreeBSDThread.h | 2 -
.../Plugins/Process/MacOSX-Kernel/ThreadKDP.cpp | 4 +-
lldb/source/Plugins/Process/Utility/CMakeLists.txt | 2 -
.../Plugins/Process/Utility/HistoryThread.cpp | 5 +-
.../source/Plugins/Process/Utility/HistoryThread.h | 3 +-
.../Plugins/Process/Utility/HistoryUnwind.cpp | 11 +-
.../source/Plugins/Process/Utility/HistoryUnwind.h | 6 +-
.../Process/Utility/RegisterContextLLDB.cpp | 2215 --
.../Plugins/Process/Utility/RegisterContextLLDB.h | 259 -
.../Plugins/Process/Utility/ThreadMemory.cpp | 12 +-
lldb/source/Plugins/Process/Utility/UnwindLLDB.cpp | 519 -
lldb/source/Plugins/Process/Utility/UnwindLLDB.h | 158 -
.../Process/Windows/Common/TargetThreadWindows.cpp | 14 +-
.../Process/Windows/Common/TargetThreadWindows.h | 1 -
.../Plugins/Process/elf-core/ThreadElfCore.cpp | 4 +-
.../Process/gdb-remote/GDBRemoteCommunication.cpp | 55 +-
.../Process/gdb-remote/GDBRemoteCommunication.h | 3 +
.../gdb-remote/GDBRemoteCommunicationClient.cpp | 6 +-
.../gdb-remote/GDBRemoteCommunicationClient.h | 1 +
.../GDBRemoteCommunicationReplayServer.cpp | 12 +-
.../GDBRemoteCommunicationServerCommon.cpp | 7 +-
.../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 4 +-
.../Plugins/Process/mach-core/ThreadMachCore.cpp | 4 +-
.../SymbolFile/DWARF/DWARFASTParserClang.cpp | 28 +-
.../SymbolFile/DWARF/DWARFDebugArangeSet.cpp | 7 +-
.../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 2 +-
.../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 2 +-
.../SymbolFile/NativePDB/DWARFLocationExpression.h | 1 +
.../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 402 +-
.../Plugins/TypeSystem/Clang/TypeSystemClang.h | 8 +
lldb/source/Symbol/CompilerType.cpp | 6 +
lldb/source/Symbol/TypeSystem.cpp | 4 +
lldb/source/Target/AssertFrameRecognizer.cpp | 24 +-
lldb/source/Target/CMakeLists.txt | 2 +
lldb/source/Target/Platform.cpp | 16 +
lldb/source/Target/Process.cpp | 6 +-
lldb/source/Target/RegisterContextUnwind.cpp | 2215 ++
lldb/source/Target/StackFrame.cpp | 9 +-
lldb/source/Target/StackFrameList.cpp | 64 +-
lldb/source/Target/StackFrameRecognizer.cpp | 51 +-
lldb/source/Target/TargetProperties.td | 6 +-
lldb/source/Target/Thread.cpp | 11 +-
lldb/source/Target/ThreadPlanStepOverRange.cpp | 4 +
lldb/source/Target/UnwindLLDB.cpp | 518 +
lldb/source/Utility/ArchSpec.cpp | 12 +
lldb/source/Utility/ConstString.cpp | 12 +
lldb/source/Utility/FileSpec.cpp | 16 +
lldb/source/Utility/ProcessInfo.cpp | 97 +
.../expression/formatters/TestFormatters.py | 1 -
.../empty-module/TestEmptyStdModule.py | 1 +
.../frame/recognizer/TestFrameRecognizer.py | 62 +-
lldb/test/API/commands/frame/recognizer/main.m | 5 +-
lldb/test/API/commands/settings/TestSettings.py | 26 +
.../API/commands/statistics/basic/TestStats.py | 8 +-
.../breakpoint/breakpoint_locations/main.c | 4 +-
.../TestHWBreakMultiThread.py | 10 +-
.../TestRequireHWBreakpoints.py | 1 -
.../nsstring/TestDataFormatterNSString.py | 6 +-
.../data-formatter-objc/nsstring/main.m | 2 +
.../libstdcpp/string/TestDataFormatterStdString.py | 3 +-
.../inline-stepping/TestInlineStepping.py | 3 -
.../functionalities/inline-stepping/calling.cpp | 4 +-
.../basic_entry_values_x86_64/Makefile | 2 +-
.../process_crash_info/TestProcessCrashInfo.py | 2 +
.../reproducers/attach}/Makefile | 0
.../reproducers/attach/TestReproducerAttach.py | 73 +
.../functionalities/reproducers/attach/main.cpp | 24 +
.../functionalities/unwind/zeroth_frame/Makefile | 3 +
.../unwind/zeroth_frame/TestZerothFrame.py | 96 +
.../API/functionalities/unwind/zeroth_frame/main.c | 8 +
lldb/test/API/lang/cpp/auto/TestCPPAuto.py | 1 -
.../cpp/template-function/TestTemplateFunctions.py | 40 +-
lldb/test/API/lang/cpp/template-function/main.cpp | 62 +-
.../API/lang/cpp/thread_local/TestThreadLocal.py | 51 +-
lldb/test/API/lang/cpp/thread_local/main.cpp | 8 +-
lldb/test/API/lang/objc/hidden-ivars/Makefile | 20 +
.../API/lang/objc/hidden-ivars/TestHiddenIvars.py | 18 +-
.../objc/modules-non-objc-target}/Makefile | 0
.../TestObjCModulesNonObjCTarget.py | 26 +
.../API/lang/objc/modules-non-objc-target/main.c | 3 +
.../test/API/lang/objc/objc-ivar-stripped/Makefile | 7 +-
.../test/API/linux/builtin_trap/TestBuiltinTrap.py | 2 +-
lldb/test/API/sanity/TestSettingSkipping.py | 37 +
.../API/tools/lldb-server/TestGdbRemote_vCont.py | 18 -
.../tools/lldb-vscode/launch/TestVSCode_launch.py | 26 +
lldb/test/Shell/Commands/command-disassemble.s | 2 +-
.../test/Shell/ExecControl/StopHook/stop-hook.test | 4 +-
lldb/test/Shell/Reproducer/TestDump.test | 8 +
.../Shell/SymbolFile/DWARF/debug-types-basic.test | 2 +-
.../SymbolFile/DWARF/debug-types-expressions.test | 8 +-
.../Shell/SymbolFile/DWARF/dwo-type-in-main-file.s | 180 +
.../debugserver.xcodeproj/project.pbxproj | 322 +-
.../resources/lldb-debugserver-Info.plist | 5 -
.../source/MacOSX/arm64/DNBArchImplARM64.cpp | 132 +
.../source/MacOSX/arm64/DNBArchImplARM64.h | 15 +-
lldb/tools/lldb-vscode/lldb-vscode.cpp | 5 +-
lldb/unittests/Host/HostInfoTest.cpp | 1 +
lldb/unittests/Platform/PlatformDarwinTest.cpp | 81 +
.../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 36 +
lldb/unittests/Target/StackFrameRecognizerTest.cpp | 3 +-
lldb/unittests/Utility/ArchSpecTest.cpp | 27 +-
lldb/unittests/Utility/ConstStringTest.cpp | 20 +
lldb/unittests/Utility/FileSpecTest.cpp | 27 +
lldb/unittests/Utility/ProcessInstanceInfoTest.cpp | 57 +
lldb/utils/TableGen/LLDBPropertyDefEmitter.cpp | 15 +-
lldb/utils/lldb-dotest/lldb-dotest.in | 2 +-
llvm/CMakeLists.txt | 15 +-
llvm/README.txt | 1 -
llvm/bindings/go/llvm/dibuilder.go | 4 +
llvm/cmake/config-ix.cmake | 4 +
llvm/cmake/modules/HandleLLVMOptions.cmake | 22 +-
llvm/cmake/modules/LLVMExternalProjectUtils.cmake | 1 +
llvm/docs/AMDGPUUsage.rst | 220 +-
llvm/docs/CMake.rst | 8 +
llvm/docs/CommandGuide/llvm-objdump.rst | 2 +-
llvm/docs/CompileCudaWithLLVM.rst | 21 +-
llvm/docs/GettingInvolved.rst | 4 +
llvm/docs/GettingStarted.rst | 7 +-
llvm/docs/LangRef.rst | 718 +-
llvm/docs/LoopTerminology.rst | 224 +-
llvm/docs/Passes.rst | 8 +-
llvm/docs/ReleaseNotes.rst | 4 +-
llvm/docs/loop-terminology-guarded-loop.png | Bin 0 -> 72585 bytes
llvm/docs/loop-terminology-initial-loop.png | Bin 0 -> 41638 bytes
llvm/docs/loop-terminology-rotated-loop.png | Bin 0 -> 61457 bytes
.../MyFirstLanguageFrontend/LangImpl02.rst | 2 +-
.../MyFirstLanguageFrontend/LangImpl06.rst | 2 +-
.../MyFirstLanguageFrontend/LangImpl07.rst | 2 +-
llvm/examples/CMakeLists.txt | 2 +-
llvm/examples/Kaleidoscope/Chapter9/toy.cpp | 1 +
llvm/examples/LLJITExamples/CMakeLists.txt | 5 -
.../LLJITWithLazyReexports.cpp | 163 -
.../BasicOrcV2CBindings/BasicOrcV2CBindings.c | 143 +
.../BasicOrcV2CBindings/CMakeLists.txt | 15 +
llvm/examples/OrcV2Examples/CMakeLists.txt | 7 +
.../ExampleModules.h | 0
.../LLJITDumpObjects/CMakeLists.txt | 0
.../LLJITDumpObjects/LLJITDumpObjects.cpp | 0
.../CMakeLists.txt | 0
.../LLJITWithCustomObjectLinkingLayer.cpp | 0
.../CMakeLists.txt | 16 +
.../LLJITWithGDBRegistrationListener.cpp | 109 +
.../LLJITWithLazyReexports/CMakeLists.txt | 0
.../LLJITWithLazyReexports.cpp | 163 +
.../LLJITWithObjectCache/CMakeLists.txt | 0
.../LLJITWithObjectCache/LLJITWithObjectCache.cpp | 0
.../CMakeLists.txt | 0
.../LLJITWithObjectLinkingLayerPlugin.cpp | 0
llvm/examples/ThinLtoJIT/ThinLtoJIT.cpp | 3 +-
llvm/examples/ThinLtoJIT/ThinLtoModuleIndex.cpp | 2 +-
llvm/include/llvm-c/DebugInfo.h | 10 +-
llvm/include/llvm-c/ExecutionEngine.h | 5 +
llvm/include/llvm-c/Orc.h | 95 +
llvm/include/llvm/ADT/CoalescingBitVector.h | 85 +-
llvm/include/llvm/ADT/STLExtras.h | 20 +-
llvm/include/llvm/Analysis/MemoryLocation.h | 10 +
llvm/include/llvm/Analysis/MustExecute.h | 14 +
llvm/include/llvm/Analysis/ScalarEvolution.h | 2 +-
.../llvm/Analysis/ScalarEvolutionExpander.h | 16 +-
llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 19 +-
llvm/include/llvm/Analysis/TargetTransformInfo.h | 93 +-
.../llvm/Analysis/TargetTransformInfoImpl.h | 40 +-
llvm/include/llvm/Analysis/Utils/Local.h | 2 +-
llvm/include/llvm/Analysis/ValueLattice.h | 132 +-
llvm/include/llvm/Analysis/ValueTracking.h | 25 +
llvm/include/llvm/BinaryFormat/COFF.h | 6 +
llvm/include/llvm/BinaryFormat/Dwarf.def | 16 +
llvm/include/llvm/BinaryFormat/Dwarf.h | 2 +
llvm/include/llvm/CodeGen/BasicTTIImpl.h | 54 +-
llvm/include/llvm/CodeGen/CommandFlags.h | 149 +
llvm/include/llvm/CodeGen/CommandFlags.inc | 455 -
llvm/include/llvm/CodeGen/DIE.h | 19 +-
llvm/include/llvm/CodeGen/ExecutionDomainFix.h | 14 +-
llvm/include/llvm/CodeGen/FunctionLoweringInfo.h | 35 +-
.../llvm/CodeGen/GlobalISel/CombinerHelper.h | 20 +
.../GlobalISel/LegalizationArtifactCombiner.h | 65 +-
.../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 1 +
.../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 56 +-
llvm/include/llvm/CodeGen/MachineBasicBlock.h | 43 +
llvm/include/llvm/CodeGen/MachineFrameInfo.h | 8 +-
llvm/include/llvm/CodeGen/MachineFunction.h | 59 +
llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 13 +-
llvm/include/llvm/CodeGen/Passes.h | 9 +-
.../Hexagon => include/llvm/CodeGen}/RDFGraph.h | 0
.../Hexagon => include/llvm/CodeGen}/RDFLiveness.h | 0
.../llvm/CodeGen}/RDFRegisters.h | 0
llvm/include/llvm/CodeGen/Register.h | 6 +-
llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +-
llvm/include/llvm/CodeGen/Spiller.h | 42 +
llvm/include/llvm/CodeGen/StackProtector.h | 2 +-
llvm/include/llvm/CodeGen/TargetFrameLowering.h | 13 +-
.../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 9 +
llvm/include/llvm/CodeGen/ValueTypes.h | 47 +-
.../DebugInfo/CodeView/GlobalTypeTableBuilder.h | 5 +
llvm/include/llvm/DebugInfo/DIContext.h | 8 +-
llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h | 34 +-
llvm/include/llvm/DebugInfo/Symbolize/DIPrinter.h | 8 +-
.../llvm/DebugInfo/Symbolize/SymbolizableModule.h | 5 +-
llvm/include/llvm/DebugInfo/Symbolize/Symbolize.h | 2 +
.../include/llvm/ExecutionEngine/ExecutionEngine.h | 14 +
llvm/include/llvm/ExecutionEngine/Orc/Core.h | 75 +-
llvm/include/llvm/ExecutionEngine/Orc/DebugUtils.h | 69 +
llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 2 -
.../llvm/ExecutionEngine/Orc/MachOPlatform.h | 5 +-
.../llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h | 1 +
.../ExecutionEngine/Orc/RTDyldObjectLinkingLayer.h | 19 +-
.../include/llvm/ExecutionEngine/Orc/Speculation.h | 1 +
llvm/include/llvm/ExecutionEngine/RuntimeDyld.h | 27 +-
llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 1 +
llvm/include/llvm/IR/Attributes.h | 4 +
llvm/include/llvm/IR/CFGDiff.h | 159 +-
llvm/include/llvm/IR/Constants.h | 4 +-
llvm/include/llvm/IR/DIBuilder.h | 8 +-
llvm/include/llvm/IR/DebugInfoMetadata.h | 52 +-
llvm/include/llvm/IR/DerivedTypes.h | 35 +-
llvm/include/llvm/IR/InstrTypes.h | 8 +-
llvm/include/llvm/IR/Instructions.h | 15 +-
llvm/include/llvm/IR/IntrinsicInst.h | 42 +
llvm/include/llvm/IR/Intrinsics.td | 77 +
llvm/include/llvm/IR/IntrinsicsAArch64.td | 103 +-
llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 4 +-
llvm/include/llvm/IR/IntrinsicsARM.td | 121 +-
llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 4 +
llvm/include/llvm/IR/KnowledgeRetention.h | 140 +
llvm/include/llvm/IR/PatternMatch.h | 36 +
llvm/include/llvm/IR/User.h | 5 +
llvm/include/llvm/IR/VPIntrinsics.def | 84 +
llvm/include/llvm/IR/Value.h | 28 +
llvm/include/llvm/InitializePasses.h | 1 +
llvm/include/llvm/MC/MCAsmBackend.h | 8 +-
llvm/include/llvm/MC/MCFragment.h | 24 +-
llvm/include/llvm/MC/MCInstPrinter.h | 19 +-
llvm/include/llvm/MC/MCRegister.h | 4 +-
llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h | 54 +
.../llvm/MC/MCTargetOptionsCommandFlags.inc | 65 -
llvm/include/llvm/Object/ELFObjectFile.h | 50 +-
llvm/include/llvm/ObjectYAML/ELFYAML.h | 11 +-
llvm/include/llvm/Support/AArch64TargetParser.def | 2 +
llvm/include/llvm/Support/Alignment.h | 25 +-
llvm/include/llvm/Support/Endian.h | 2 -
.../llvm/Support/GenericDomTreeConstruction.h | 40 +-
llvm/include/llvm/Support/Host.h | 8 +-
llvm/include/llvm/Support/ManagedStatic.h | 6 +
llvm/include/llvm/Support/Path.h | 4 -
llvm/include/llvm/Support/Timer.h | 5 +
llvm/include/llvm/Support/TypeSize.h | 31 +-
llvm/include/llvm/Support/Windows/WindowsSupport.h | 6 +
llvm/include/llvm/Target/GlobalISel/Combine.td | 52 +-
llvm/include/llvm/Target/Target.td | 29 +-
.../include/llvm/Target/TargetLoweringObjectFile.h | 10 +
llvm/include/llvm/Target/TargetMachine.h | 21 +
llvm/include/llvm/Target/TargetOptions.h | 48 +-
llvm/include/llvm/Transforms/IPO/Attributor.h | 31 +-
llvm/include/llvm/Transforms/Utils/BuildLibCalls.h | 31 -
.../llvm/Transforms/Utils/KnowledgeRetention.h | 108 -
.../llvm/Transforms/Utils/SimplifyLibCalls.h | 4 -
llvm/include/llvm/module.modulemap | 5 +-
llvm/lib/Analysis/InstructionSimplify.cpp | 72 +-
llvm/lib/Analysis/LazyValueInfo.cpp | 12 +-
llvm/lib/Analysis/MemoryBuiltins.cpp | 4 +
llvm/lib/Analysis/MustExecute.cpp | 6 +-
llvm/lib/Analysis/ScalarEvolution.cpp | 73 +-
llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 67 +-
llvm/lib/Analysis/StackSafetyAnalysis.cpp | 52 +-
llvm/lib/Analysis/TargetTransformInfo.cpp | 34 +-
llvm/lib/Analysis/ValueLattice.cpp | 12 +-
llvm/lib/Analysis/ValueTracking.cpp | 220 +-
llvm/lib/Analysis/VectorUtils.cpp | 9 +-
llvm/lib/AsmParser/LLParser.cpp | 17 +-
llvm/lib/BinaryFormat/Dwarf.cpp | 17 +
llvm/lib/Bitcode/Reader/MetadataLoader.cpp | 14 +-
llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 1 +
llvm/lib/CodeGen/Analysis.cpp | 37 +-
llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 77 +-
llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 11 +-
llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 42 +-
llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 +
llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 2 +
llvm/lib/CodeGen/BBSectionsPrepare.cpp | 315 +
llvm/lib/CodeGen/CFIInstrInserter.cpp | 76 +-
llvm/lib/CodeGen/CMakeLists.txt | 5 +
llvm/lib/CodeGen/CalcSpillWeights.cpp | 9 +-
llvm/lib/CodeGen/CodeGen.cpp | 2 +
llvm/lib/CodeGen/CodeGenPrepare.cpp | 65 +-
llvm/lib/CodeGen/CommandFlags.cpp | 588 +
llvm/lib/CodeGen/ExpandMemCmp.cpp | 180 +-
llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 44 +
llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 136 +-
llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 7 +-
llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 16 -
llvm/lib/CodeGen/InlineSpiller.cpp | 2 +-
llvm/lib/CodeGen/LiveDebugValues.cpp | 87 +-
llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 +
llvm/lib/CodeGen/MIRParser/MILexer.h | 1 +
llvm/lib/CodeGen/MIRParser/MIParser.cpp | 29 +
llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 12 +-
llvm/lib/CodeGen/MIRPrinter.cpp | 23 +-
llvm/lib/CodeGen/MIRVRegNamerUtils.cpp | 2 +-
llvm/lib/CodeGen/MachineBasicBlock.cpp | 69 +-
llvm/lib/CodeGen/MachineFrameInfo.cpp | 19 +-
llvm/lib/CodeGen/MachineFunction.cpp | 67 +-
llvm/lib/CodeGen/MachineOutliner.cpp | 47 +-
llvm/lib/CodeGen/MachineRegisterInfo.cpp | 50 +-
llvm/lib/CodeGen/PrologEpilogInserter.cpp | 51 +-
llvm/lib/CodeGen/RDFGraph.cpp | 1837 ++
llvm/lib/CodeGen/RDFLiveness.cpp | 1118 +
llvm/lib/CodeGen/RDFRegisters.cpp | 380 +
llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 10 +-
llvm/lib/CodeGen/RegAllocBase.cpp | 2 +-
llvm/lib/CodeGen/RegAllocBasic.cpp | 2 +-
llvm/lib/CodeGen/RegAllocGreedy.cpp | 4 +-
llvm/lib/CodeGen/RegAllocPBQP.cpp | 2 +-
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 164 +-
.../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 31 +-
.../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 2 +-
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 13 +-
.../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 125 +-
.../CodeGen/SelectionDAG/StatepointLowering.cpp | 92 +-
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 142 +-
llvm/lib/CodeGen/SjLjEHPrepare.cpp | 33 +-
llvm/lib/CodeGen/Spiller.h | 43 -
llvm/lib/CodeGen/StackProtector.cpp | 37 +-
llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 64 +-
llvm/lib/CodeGen/TargetOptionsImpl.cpp | 6 +
llvm/lib/CodeGen/TargetPassConfig.cpp | 5 +-
llvm/lib/CodeGen/TargetRegisterInfo.cpp | 4 +-
llvm/lib/CodeGen/ValueTypes.cpp | 31 +-
llvm/lib/DWARFLinker/DWARFLinker.cpp | 21 +-
.../DebugInfo/CodeView/MergingTypeTableBuilder.cpp | 4 +-
llvm/lib/DebugInfo/CodeView/TypeStreamMerger.cpp | 25 +-
llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 185 +-
llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 14 +-
llvm/lib/DebugInfo/PDB/Native/TpiStreamBuilder.cpp | 10 +-
llvm/lib/DebugInfo/Symbolize/DIPrinter.cpp | 2 -
.../DebugInfo/Symbolize/SymbolizableObjectFile.cpp | 22 +-
.../DebugInfo/Symbolize/SymbolizableObjectFile.h | 4 +-
llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 8 +-
.../ExecutionEngine/ExecutionEngineBindings.cpp | 12 +
.../JITLink/MachOLinkGraphBuilder.cpp | 12 +-
.../JITLink/MachOLinkGraphBuilder.h | 2 +
llvm/lib/ExecutionEngine/JITLink/MachO_arm64.cpp | 3 +-
llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 2 +-
llvm/lib/ExecutionEngine/MCJIT/MCJIT.cpp | 4 +
llvm/lib/ExecutionEngine/Orc/CMakeLists.txt | 1 +
.../ExecutionEngine/Orc/CompileOnDemandLayer.cpp | 10 +-
llvm/lib/ExecutionEngine/Orc/Core.cpp | 321 +-
llvm/lib/ExecutionEngine/Orc/DebugUtils.cpp | 276 +
llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 79 +-
llvm/lib/ExecutionEngine/Orc/Layer.cpp | 1 +
llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 19 +-
llvm/lib/ExecutionEngine/Orc/Mangling.cpp | 14 +-
.../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 18 +-
llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp | 80 +
.../Orc/RTDyldObjectLinkingLayer.cpp | 70 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp | 48 +-
.../RuntimeDyld/RuntimeDyldCOFF.cpp | 36 +
.../ExecutionEngine/RuntimeDyld/RuntimeDyldCOFF.h | 17 +-
.../RuntimeDyld/RuntimeDyldChecker.cpp | 16 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +-
.../ExecutionEngine/RuntimeDyld/RuntimeDyldImpl.h | 18 +-
.../RuntimeDyld/Targets/RuntimeDyldCOFFAArch64.h | 31 +-
.../RuntimeDyld/Targets/RuntimeDyldCOFFI386.h | 35 +-
.../RuntimeDyld/Targets/RuntimeDyldCOFFThumb.h | 47 +-
.../RuntimeDyld/Targets/RuntimeDyldCOFFX86_64.h | 31 +-
llvm/lib/FuzzMutate/Operations.cpp | 18 +-
llvm/lib/IR/AsmWriter.cpp | 2 +
llvm/lib/IR/Attributes.cpp | 8 +
llvm/lib/IR/AutoUpgrade.cpp | 41 +
llvm/lib/IR/CMakeLists.txt | 1 +
llvm/lib/IR/ConstantFold.cpp | 13 +-
llvm/lib/IR/Constants.cpp | 104 +-
llvm/lib/IR/DIBuilder.cpp | 9 +-
llvm/lib/IR/DebugInfo.cpp | 13 +-
llvm/lib/IR/DebugInfoMetadata.cpp | 38 +-
llvm/lib/IR/Instructions.cpp | 112 +-
llvm/lib/IR/IntrinsicInst.cpp | 136 +
llvm/lib/IR/KnowledgeRetention.cpp | 305 +
llvm/lib/IR/LLVMContextImpl.h | 11 +-
llvm/lib/IR/Operator.cpp | 5 +
llvm/lib/IR/Type.cpp | 58 +-
llvm/lib/IR/User.cpp | 7 +
llvm/lib/IR/Value.cpp | 52 +-
llvm/lib/IR/Verifier.cpp | 43 +-
llvm/lib/MC/CMakeLists.txt | 1 +
llvm/lib/MC/MCAssembler.cpp | 29 +-
llvm/lib/MC/MCFragment.cpp | 8 +-
llvm/lib/MC/MCInstPrinter.cpp | 26 +-
llvm/lib/MC/MCMachOStreamer.cpp | 4 +-
llvm/lib/MC/MCObjectStreamer.cpp | 13 +-
llvm/lib/MC/MCTargetOptionsCommandFlags.cpp | 105 +
llvm/lib/MC/WinCOFFObjectWriter.cpp | 49 +
llvm/lib/Object/Archive.cpp | 10 +-
llvm/lib/Object/ArchiveWriter.cpp | 1 +
llvm/lib/ObjectYAML/ELFYAML.cpp | 36 +-
llvm/lib/Passes/PassBuilder.cpp | 2 +-
llvm/lib/Passes/PassRegistry.def | 1 +
llvm/lib/Support/APFloat.cpp | 62 +-
llvm/lib/Support/FoldingSet.cpp | 1 +
llvm/lib/Support/Host.cpp | 13 +-
llvm/lib/Support/Timer.cpp | 4 +
llvm/lib/Support/Windows/Path.inc | 100 +-
llvm/lib/Support/Windows/Program.inc | 4 +-
llvm/lib/Support/raw_ostream.cpp | 2 +-
llvm/lib/Target/AArch64/AArch64.td | 17 +
.../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 5 +
llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +-
llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 35 +
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 173 +-
llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 +
llvm/lib/Target/AArch64/AArch64InstrInfo.td | 112 +-
.../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 21 +-
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 170 +-
llvm/lib/Target/AArch64/AArch64StackTagging.cpp | 4 +-
llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 5 +
llvm/lib/Target/AArch64/AArch64Subtarget.h | 1 +
llvm/lib/Target/AArch64/AArch64SystemOperands.td | 8 +-
llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 +
.../lib/Target/AArch64/AArch64TargetObjectFile.cpp | 1 -
llvm/lib/Target/AArch64/SVEInstrFormats.td | 159 +-
llvm/lib/Target/AMDGPU/AMDGPU.td | 108 +-
.../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 49 +-
llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 44 +
llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 29 +-
llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 22 +-
llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 114 +-
llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 8 +-
llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 28 +-
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 101 +-
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 5 +-
.../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 47 +-
llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 6 +
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 502 +-
llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 5 +-
llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp | 1 +
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 137 +-
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 21 +-
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 +
.../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 21 +-
llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 11 +-
.../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 17 +-
llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 1 +
.../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 15 +-
.../Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp | 1 +
llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 17 +-
llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 365 +-
llvm/lib/Target/AMDGPU/SIFrameLowering.h | 35 +-
llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 216 +-
llvm/lib/Target/AMDGPU/SIISelLowering.h | 4 +
llvm/lib/Target/AMDGPU/SIInstrInfo.td | 16 +-
llvm/lib/Target/AMDGPU/SIInstructions.td | 63 +-
llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 73 +
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 88 +-
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 95 +-
.../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 166 +-
llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 137 +-
llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 -
llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 8 +-
llvm/lib/Target/AMDGPU/SISchedule.td | 4 +-
llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 34 +-
llvm/lib/Target/AMDGPU/SOPInstructions.td | 20 +-
llvm/lib/Target/AMDGPU/VOP1Instructions.td | 4 +-
llvm/lib/Target/AMDGPU/VOP3Instructions.td | 16 +-
llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 28 +-
llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 29 +-
llvm/lib/Target/ARM/ARMFrameLowering.cpp | 341 +-
llvm/lib/Target/ARM/ARMFrameLowering.h | 9 +-
llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 194 +-
llvm/lib/Target/ARM/ARMISelLowering.cpp | 302 +-
llvm/lib/Target/ARM/ARMISelLowering.h | 32 +-
llvm/lib/Target/ARM/ARMInstrCDE.td | 93 +
llvm/lib/Target/ARM/ARMInstrInfo.td | 25 +
llvm/lib/Target/ARM/ARMInstrMVE.td | 585 +-
llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +-
llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +-
llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 114 +-
llvm/lib/Target/ARM/ARMPredicates.td | 120 +-
llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 +
llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 61 +-
llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 +-
llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 20 +
llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 25 +-
llvm/lib/Target/AVR/AVRISelLowering.cpp | 24 +-
llvm/lib/Target/AVR/AVRInstrInfo.td | 36 +-
llvm/lib/Target/AVR/AVRSubtarget.cpp | 9 +-
llvm/lib/Target/AVR/AVRSubtarget.h | 15 +-
llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp | 68 +-
llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h | 2 +-
llvm/lib/Target/Hexagon/CMakeLists.txt | 3 -
llvm/lib/Target/Hexagon/Hexagon.td | 24 +-
llvm/lib/Target/Hexagon/HexagonDepArch.td | 14 +-
llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 8 +-
llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 10 +-
llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 4 +
llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 6 +-
llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp | 6 +-
.../lib/Target/Hexagon/HexagonTargetObjectFile.cpp | 1 -
.../Target/Hexagon/HexagonTargetTransformInfo.cpp | 20 +-
.../Target/Hexagon/HexagonTargetTransformInfo.h | 11 +-
llvm/lib/Target/Hexagon/RDFCopy.cpp | 6 +-
llvm/lib/Target/Hexagon/RDFCopy.h | 6 +-
llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 4 +-
llvm/lib/Target/Hexagon/RDFDeadCode.h | 4 +-
llvm/lib/Target/Hexagon/RDFGraph.cpp | 1835 --
llvm/lib/Target/Hexagon/RDFLiveness.cpp | 1118 -
llvm/lib/Target/Hexagon/RDFRegisters.cpp | 380 -
llvm/lib/Target/Lanai/LanaiFrameLowering.cpp | 4 +-
llvm/lib/Target/Lanai/LanaiTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 24 +
.../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 12 +
llvm/lib/Target/Mips/Mips.td | 35 +-
llvm/lib/Target/Mips/MipsDSPInstrFormats.td | 6 +-
llvm/lib/Target/Mips/MipsInstrFPU.td | 33 +-
llvm/lib/Target/Mips/MipsInstrInfo.td | 90 +-
llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 2 +-
llvm/lib/Target/Mips/MipsSEFrameLowering.cpp | 6 +-
llvm/lib/Target/Mips/MipsSchedule.td | 2 +
llvm/lib/Target/Mips/MipsScheduleGeneric.td | 8 +-
llvm/lib/Target/Mips/MipsScheduleP5600.td | 4 +-
llvm/lib/Target/Mips/MipsSubtarget.h | 3 +
llvm/lib/Target/Mips/MipsTargetObjectFile.cpp | 1 -
llvm/lib/Target/Mips/MipsTargetStreamer.h | 4 +
llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 4 +-
llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp | 31 +-
llvm/lib/Target/PowerPC/CMakeLists.txt | 1 +
.../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 11 +-
llvm/lib/Target/PowerPC/PPC.td | 13 +-
llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 35 +-
llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 315 +-
llvm/lib/Target/PowerPC/PPCISelLowering.h | 12 +-
llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 +-
llvm/lib/Target/PowerPC/PPCInstrInfo.td | 155 +-
llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 242 +-
llvm/lib/Target/PowerPC/PPCInstrVSX.td | 61 +-
llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 203 +
llvm/lib/Target/PowerPC/PPCMacroFusion.def | 45 +
llvm/lib/Target/PowerPC/PPCMacroFusion.h | 22 +
llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 2 +-
llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 +
llvm/lib/Target/PowerPC/PPCSubtarget.h | 6 +
llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 6 +
llvm/lib/Target/PowerPC/PPCTargetObjectFile.cpp | 1 -
llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 28 +-
llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 11 +-
llvm/lib/Target/RISCV/RISCV.td | 18 +-
llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 14 +-
llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 11 +
llvm/lib/Target/RISCV/RISCVISelLowering.h | 2 +
llvm/lib/Target/RISCV/RISCVInstrInfo.td | 2 +-
llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 47 +-
llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 28 +-
llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 17 +-
llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 17 +-
llvm/lib/Target/RISCV/RISCVSchedule.td | 9 +
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp | 1 -
llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 11 +-
llvm/lib/Target/Sparc/SparcInstrInfo.td | 12 +-
llvm/lib/Target/Sparc/SparcTargetObjectFile.cpp | 1 -
llvm/lib/Target/SystemZ/SystemZFeatures.td | 76 +-
llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 53 +-
llvm/lib/Target/SystemZ/SystemZISelLowering.h | 1 +
llvm/lib/Target/SystemZ/SystemZInstrFormats.td | 51 +-
llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 115 +-
llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 10 +
llvm/lib/Target/SystemZ/SystemZInstrInfo.td | 8 +-
.../Target/SystemZ/SystemZTargetTransformInfo.cpp | 12 +-
.../Target/SystemZ/SystemZTargetTransformInfo.h | 9 +-
llvm/lib/Target/TargetLoweringObjectFile.cpp | 16 +
llvm/lib/Target/VE/CMakeLists.txt | 1 -
llvm/lib/Target/VE/InstPrinter/CMakeLists.txt | 3 -
llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt | 22 -
llvm/lib/Target/VE/LLVMBuild.txt | 5 +-
llvm/lib/Target/VE/MCTargetDesc/CMakeLists.txt | 1 +
llvm/lib/Target/VE/MCTargetDesc/LLVMBuild.txt | 2 +-
.../VEInstPrinter.cpp | 0
.../{InstPrinter => MCTargetDesc}/VEInstPrinter.h | 0
llvm/lib/Target/VE/MCTargetDesc/VEMCTargetDesc.cpp | 2 +-
.../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 2 +-
llvm/lib/Target/VE/VEAsmPrinter.cpp | 2 +-
llvm/lib/Target/VE/VEFrameLowering.cpp | 6 +-
llvm/lib/Target/VE/VEInstrInfo.cpp | 3 +-
llvm/lib/Target/VE/VEInstrInfo.h | 1 -
llvm/lib/Target/VE/VEInstrInfo.td | 63 +-
llvm/lib/Target/VE/VETargetMachine.h | 2 +
.../Target/WebAssembly/WebAssemblyAsmPrinter.cpp | 5 +-
.../WebAssembly/WebAssemblyExplicitLocals.cpp | 25 +-
.../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 6 +
.../WebAssembly/WebAssemblyFixFunctionBitcasts.cpp | 4 +
.../WebAssembly/WebAssemblyFrameLowering.cpp | 6 +-
.../Target/WebAssembly/WebAssemblyISelLowering.cpp | 87 +-
.../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 22 +-
.../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 17 +
.../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 3 +-
.../WebAssembly/WebAssemblyMachineFunctionInfo.cpp | 29 +-
.../WebAssembly/WebAssemblyMachineFunctionInfo.h | 7 +-
llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 278 +-
llvm/lib/Target/X86/X86.td | 9 +-
llvm/lib/Target/X86/X86FastISel.cpp | 3 +-
llvm/lib/Target/X86/X86FrameLowering.cpp | 53 +-
llvm/lib/Target/X86/X86FrameLowering.h | 2 +-
llvm/lib/Target/X86/X86ISelLowering.cpp | 669 +-
llvm/lib/Target/X86/X86ISelLowering.h | 15 +-
llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 13 +-
llvm/lib/Target/X86/X86InstrAVX512.td | 99 +-
llvm/lib/Target/X86/X86InstrCompiler.td | 33 +-
llvm/lib/Target/X86/X86InstrInfo.cpp | 489 +
llvm/lib/Target/X86/X86InstrInfo.h | 29 +
llvm/lib/Target/X86/X86InstrInfo.td | 14 +-
llvm/lib/Target/X86/X86InstrSSE.td | 47 -
llvm/lib/Target/X86/X86InstrShiftRotate.td | 70 +-
.../lib/Target/X86/X86SpeculativeLoadHardening.cpp | 402 +-
llvm/lib/Target/X86/X86Subtarget.h | 4 +
llvm/lib/Target/X86/X86TargetMachine.cpp | 15 +-
llvm/lib/Target/X86/X86TargetObjectFile.cpp | 26 +-
llvm/lib/Target/X86/X86TargetObjectFile.h | 24 +-
llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 78 +-
llvm/lib/Target/X86/X86TargetTransformInfo.h | 8 +-
llvm/lib/Target/XCore/XCoreFrameLowering.cpp | 9 +-
llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 5 +-
llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +-
llvm/lib/Transforms/IPO/Attributor.cpp | 252 +-
llvm/lib/Transforms/IPO/GlobalOpt.cpp | 2 +-
llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 2 +-
llvm/lib/Transforms/IPO/StripSymbols.cpp | 8 +-
llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 40 +-
.../Transforms/InstCombine/InstCombineAddSub.cpp | 22 +-
.../Transforms/InstCombine/InstCombineCalls.cpp | 212 +-
.../Transforms/InstCombine/InstCombineCasts.cpp | 10 +-
.../Transforms/InstCombine/InstCombineCompares.cpp | 5 +-
.../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +-
.../Transforms/InstCombine/InstCombineSelect.cpp | 6 +-
.../Transforms/InstCombine/InstCombineShifts.cpp | 4 +-
.../InstCombine/InstCombineSimplifyDemanded.cpp | 76 +-
.../InstCombine/InstCombineVectorOps.cpp | 13 +
.../InstCombine/InstructionCombining.cpp | 66 +-
llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 35 +-
llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 8 +
.../lib/Transforms/Scalar/DeadStoreElimination.cpp | 163 +-
llvm/lib/Transforms/Scalar/DivRemPairs.cpp | 2 +
llvm/lib/Transforms/Scalar/JumpThreading.cpp | 12 +
llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 53 +-
.../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 10 +-
.../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 475 +-
llvm/lib/Transforms/Scalar/SCCP.cpp | 659 +-
llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 15 +
llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 124 -
llvm/lib/Transforms/Utils/CMakeLists.txt | 1 -
llvm/lib/Transforms/Utils/InlineFunction.cpp | 6 +
llvm/lib/Transforms/Utils/KnowledgeRetention.cpp | 297 -
llvm/lib/Transforms/Utils/Local.cpp | 4 +-
llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 8 +-
llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 7 +-
llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp | 119 +-
llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 110 +-
llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 81 +-
llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 13 +-
llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 86 +-
llvm/lib/Transforms/Vectorize/VPlan.cpp | 39 +-
llvm/lib/Transforms/Vectorize/VPlan.h | 22 +-
llvm/lib/Transforms/Vectorize/VPlanValue.h | 2 +
llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 119 +-
llvm/runtimes/CMakeLists.txt | 5 +
llvm/test/Analysis/ConstantFolding/vscale.ll | 48 +
.../CostModel/ARM/mve-gather-scatter-cost.ll | 168 +-
llvm/test/Analysis/CostModel/ARM/select.ll | 38 +-
llvm/test/Analysis/CostModel/X86/arith-fix.ll | 8 +-
llvm/test/Analysis/CostModel/X86/arith-overflow.ll | 8 +-
llvm/test/Analysis/CostModel/X86/cttz.ll | 93 +-
llvm/test/Analysis/CostModel/X86/fmaxnum.ll | 121 +
llvm/test/Analysis/CostModel/X86/fminnum.ll | 121 +
llvm/test/Analysis/CostModel/X86/reduce-and.ll | 28 +-
llvm/test/Analysis/CostModel/X86/reduce-or.ll | 28 +-
llvm/test/Analysis/CostModel/X86/trunc.ll | 4 +-
.../LazyValueAnalysis/lvi-after-jumpthreading.ll | 4 +-
llvm/test/Analysis/MemorySSA/scalable-vec.ll | 25 +
.../Analysis/ScalarEvolution/scalable-vector.ll | 11 +
llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll | 34 +
.../Analysis/ValueTracking/known-signbit-shift.ll | 49 -
.../Analysis/ValueTracking/knownnonzero-shift.ll | 6 +-
llvm/test/Assembler/dbg-checksum.ll | 20 +
llvm/test/Assembler/dimodule.ll | 7 +-
.../Bitcode/upgrade-garbage-collection-for-objc.ll | 21 +
.../upgrade-garbage-collection-for-swift.ll | 41 +
.../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 10 -
.../CodeGen/AArch64/GlobalISel/legalize-undef.mir | 4 +-
.../AArch64/GlobalISel/localizer-arm64-tti.ll | 10 +-
llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 56 +-
.../GlobalISel/prelegalizercombiner-undef.mir | 226 +
llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll | 6 +-
.../AArch64/GlobalISel/translate-constant-dag.ll | 4 +-
.../AArch64/aarch64-ldst-no-premature-sp-pop.mir | 85 +
llvm/test/CodeGen/AArch64/arm64-elf-calls.ll | 2 +-
llvm/test/CodeGen/AArch64/arm64-nvcast.ll | 46 +-
.../AArch64/arm64-patchpoint-webkit_jscc.ll | 2 +-
llvm/test/CodeGen/AArch64/arm64-simplest-elf.ll | 2 +-
llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 8 +-
llvm/test/CodeGen/AArch64/arm64_32.ll | 2 +-
llvm/test/CodeGen/AArch64/bcmp-inline-small.ll | 31 +-
llvm/test/CodeGen/AArch64/bitfield-insert-0.ll | 2 +-
llvm/test/CodeGen/AArch64/callbr-asm-label.ll | 12 +-
llvm/test/CodeGen/AArch64/callbr-asm-obj-file.ll | 6 +-
llvm/test/CodeGen/AArch64/cpus.ll | 1 +
.../CodeGen/AArch64/dag-combine-trunc-build-vec.ll | 48 +
llvm/test/CodeGen/AArch64/funnel-shift-rot.ll | 2 +-
llvm/test/CodeGen/AArch64/inlineasm-ldr-pseudo.ll | 2 +-
.../CodeGen/AArch64/machine-outliner-iterative.mir | 149 +
.../AArch64/preferred-function-alignment.ll | 1 +
.../CodeGen/AArch64/scalable-vector-promotion.ll | 23 +
llvm/test/CodeGen/AArch64/simple-macho.ll | 2 +-
llvm/test/CodeGen/AArch64/stack-tagging.ll | 6 +
llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll | 101 +
llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll | 127 +
.../AArch64/sve-intrinsics-fp-arith-merging.ll | 108 +
...e-intrinsics-gather-prefetches-scaled-offset.ll | 200 +
...nsics-gather-prefetches-vect-base-imm-offset.ll | 82 +
...ther-prefetches-vect-base-invalid-imm-offset.ll | 286 +
.../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 192 +
.../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 273 +
llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll | 42 +-
llvm/test/CodeGen/AArch64/sve-intrinsics-sel.ll | 94 +
.../AArch64/sve-intrinsics-shifts-merging.ll | 340 +
llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll | 42 +-
...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 76 +-
...ed-non-temporal-ldst-addressing-mode-reg-reg.ll | 77 +-
...ve2-intrinsics-contiguous-conflict-detection.ll | 139 +
...trinsics-nt-gather-loads-64bit-scaled-offset.ll | 90 +
...insics-nt-scatter-stores-64bit-scaled-offset.ll | 64 +
llvm/test/CodeGen/AArch64/tail-call.ll | 7 +-
llvm/test/CodeGen/AArch64/tiny_model.ll | 36 +-
...g-callee-save-size-after-livedebugvariables.mir | 2 +-
llvm/test/CodeGen/AMDGPU/GlobalISel/add.v2i16.ll | 374 +
.../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 3 +-
.../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 3 +-
.../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 136 +
.../artifact-combiner-unmerge-values.mir | 38 +-
.../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 3 +-
llvm/test/CodeGen/AMDGPU/GlobalISel/bswap.ll | 51 +-
.../AMDGPU/GlobalISel/constant-bus-restriction.ll | 32 +-
.../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +-
.../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 104 +-
.../CodeGen/AMDGPU/GlobalISel/function-returns.ll | 312 +-
.../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 80 +-
.../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 36 +-
.../AMDGPU/GlobalISel/inst-select-ffloor.s32.mir | 2 +-
.../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 3 +-
.../AMDGPU/GlobalISel/inst-select-load-local.mir | 278 +-
.../AMDGPU/GlobalISel/inst-select-load-private.mir | 111 +-
.../AMDGPU/GlobalISel/inst-select-merge-values.mir | 24 +
.../GlobalISel/inst-select-scalar-packed.xfail.mir | 184 +
.../AMDGPU/GlobalISel/inst-select-store-local.mir | 224 +-
.../GlobalISel/inst-select-store-private.mir | 383 +-
.../GlobalISel/inst-select-unmerge-values.mir | 29 +
.../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 71 +
.../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +-
.../GlobalISel/irtranslator-function-args.ll | 142 +
.../AMDGPU/GlobalISel/lds-global-non-entry-func.ll | 54 +-
.../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 4 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 51 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 15 +
.../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 52 +-
.../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 9 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 9 +-
.../GlobalISel/legalize-extract-vector-elt.mir | 2 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 60 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 6 +-
.../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 6 +-
.../AMDGPU/GlobalISel/legalize-fcopysign.mir | 27 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 6 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 6 +-
.../AMDGPU/GlobalISel/legalize-implicit-def.mir | 41 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 16 +-
.../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 995 +-
.../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1201 +
.../legalize-llvm.amdgcn.image.dim.a16.ll | 3281 ++
.../legalize-llvm.amdgcn.image.load.2d.d16.ll | 1272 +-
.../legalize-llvm.amdgcn.image.load.2d.ll | 613 +-
.../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 123 +
.../legalize-llvm.amdgcn.image.load.3d.ll | 101 +
.../legalize-llvm.amdgcn.image.store.2d.d16.ll | 30 +-
.../AMDGPU/GlobalISel/legalize-load-constant.mir | 1201 +-
.../AMDGPU/GlobalISel/legalize-load-flat.mir | 635 +-
.../AMDGPU/GlobalISel/legalize-load-global.mir | 812 +-
.../AMDGPU/GlobalISel/legalize-load-local.mir | 908 +-
.../AMDGPU/GlobalISel/legalize-load-private.mir | 904 +-
.../AMDGPU/GlobalISel/legalize-merge-values.mir | 1957 +-
.../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 51 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-phi.mir | 2 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 56 +
.../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 66 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 18 +
.../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 55 +
.../AMDGPU/GlobalISel/legalize-store-global.mir | 116 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir | 283 +-
.../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 134 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 51 +-
.../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 53 +-
.../llvm.amdgcn.image.gather4.a16.dim.ll | 1032 +
.../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 1064 +
.../GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll | 782 +
.../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 10 +
.../AMDGPU/GlobalISel/llvm.amdgcn.s.buffer.load.ll | 600 +-
.../llvm.amdgcn.struct.buffer.load.format.f16.ll | 37 +
.../llvm.amdgcn.struct.buffer.load.format.ll | 22 +
.../llvm.amdgcn.struct.buffer.store.format.f16.ll | 36 +
.../llvm.amdgcn.struct.buffer.store.format.f32.ll | 21 +
.../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 68 +-
llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll | 2233 ++
.../AMDGPU/GlobalISel/regbankselect-add.s16.mir | 95 +
...ankselect-add.mir => regbankselect-add.s32.mir} | 0
.../AMDGPU/GlobalISel/regbankselect-add.v2s16.mir | 83 +
.../regbankselect-amdgcn.image.load.1d.ll | 16 +-
.../regbankselect-amdgcn.image.sample.1d.ll | 22 +-
.../regbankselect-amdgcn.s.buffer.load.ll | 124 +-
.../AMDGPU/GlobalISel/regbankselect-anyext.mir | 25 +-
.../AMDGPU/GlobalISel/regbankselect-copy.mir | 181 +
.../AMDGPU/GlobalISel/regbankselect-sext.mir | 40 +-
.../AMDGPU/GlobalISel/regbankselect-zext.mir | 40 +-
llvm/test/CodeGen/AMDGPU/GlobalISel/shlN_add.ll | 410 +
llvm/test/CodeGen/AMDGPU/GlobalISel/trunc.ll | 68 +
llvm/test/CodeGen/AMDGPU/addrspacecast.ll | 4 +-
.../CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll | 166 +-
llvm/test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 20 +-
llvm/test/CodeGen/AMDGPU/amdhsa-trap-num-sgprs.ll | 4 +-
.../AMDGPU/annotate-kernel-features-hsa-call.ll | 4 +-
llvm/test/CodeGen/AMDGPU/array-ptr-calc-i32.ll | 4 +-
.../AMDGPU/atomic_optimizations_local_pointer.ll | 56 +-
.../AMDGPU/atomic_optimizations_pixelshader.ll | 446 +-
llvm/test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll | 10 +-
.../AMDGPU/build-vector-packed-partial-undef.ll | 10 +-
llvm/test/CodeGen/AMDGPU/bypass-div.ll | 184 +-
llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 350 -
llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 74 +-
llvm/test/CodeGen/AMDGPU/call-constant.ll | 6 +-
llvm/test/CodeGen/AMDGPU/call-encoding.ll | 6 +-
.../CodeGen/AMDGPU/call-graph-register-usage.ll | 18 +-
.../CodeGen/AMDGPU/call-preserved-registers.ll | 45 +-
llvm/test/CodeGen/AMDGPU/call-waitcnt.ll | 37 +-
llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 94 +-
.../AMDGPU/callee-special-input-sgprs-fixed-abi.ll | 342 +
.../CodeGen/AMDGPU/callee-special-input-sgprs.ll | 73 +-
.../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 474 +-
llvm/test/CodeGen/AMDGPU/captured-frame-index.ll | 36 +-
llvm/test/CodeGen/AMDGPU/cc-update.ll | 422 +
llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 12 +-
llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 28 +-
llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 41 +-
llvm/test/CodeGen/AMDGPU/collapse-endcf.mir | 581 +-
.../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 64 +-
.../AMDGPU/cross-block-use-is-not-abi-copy.ll | 38 +-
llvm/test/CodeGen/AMDGPU/elf.ll | 2 +-
llvm/test/CodeGen/AMDGPU/elf.r600.ll | 2 +-
llvm/test/CodeGen/AMDGPU/extload-private.ll | 8 +-
.../AMDGPU/fast-unaligned-load-store.private.ll | 77 +-
.../CodeGen/AMDGPU/fcanonicalize-elimination.ll | 4 +-
llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 197 +-
.../test/CodeGen/AMDGPU/frame-index-elimination.ll | 73 +-
.../AMDGPU/frame-lowering-entry-all-sgpr-used.mir | 1 -
.../CodeGen/AMDGPU/frame-lowering-fp-adjusted.mir | 3 +-
llvm/test/CodeGen/AMDGPU/fshl.ll | 569 +
llvm/test/CodeGen/AMDGPU/fshr.ll | 1368 +
llvm/test/CodeGen/AMDGPU/function-returns.ll | 250 +-
.../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 8 +-
.../AMDGPU/hsa-metadata-kernel-code-props.ll | 6 +-
llvm/test/CodeGen/AMDGPU/idot8s.ll | 2277 +-
llvm/test/CodeGen/AMDGPU/idot8u.ll | 2572 +-
.../CodeGen/AMDGPU/indirect-addressing-term.ll | 110 +-
llvm/test/CodeGen/AMDGPU/indirect-call.ll | 203 +
llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 48 +-
.../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 5 +-
llvm/test/CodeGen/AMDGPU/ipra.ll | 2 +-
llvm/test/CodeGen/AMDGPU/large-alloca-compute.ll | 4 +-
llvm/test/CodeGen/AMDGPU/large-alloca-graphics.ll | 42 +-
.../CodeGen/AMDGPU/lds-global-non-entry-func.ll | 41 +-
.../CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.f16.ll | 7 +-
llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll | 9 +-
.../AMDGPU/llvm.amdgcn.implicit.buffer.ptr.ll | 4 +-
.../CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll | 37 +-
.../llvm.amdgcn.struct.buffer.load.format.d16.ll | 10 +
.../llvm.amdgcn.struct.buffer.load.format.ll | 11 +
.../llvm.amdgcn.struct.buffer.store.format.d16.ll | 11 +
.../llvm.amdgcn.struct.buffer.store.format.ll | 10 +
llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 819 +-
llvm/test/CodeGen/AMDGPU/load-hi16.ll | 20 +-
llvm/test/CodeGen/AMDGPU/load-lo16.ll | 36 +-
llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll | 38 +-
.../AMDGPU/macro-fusion-cluster-vcc-uses.mir | 26 +
llvm/test/CodeGen/AMDGPU/memory-legalizer-load.ll | 8 +-
llvm/test/CodeGen/AMDGPU/memory-legalizer-store.ll | 8 +-
llvm/test/CodeGen/AMDGPU/memory_clause.ll | 93 +-
llvm/test/CodeGen/AMDGPU/mesa3d.ll | 2 +-
llvm/test/CodeGen/AMDGPU/mir-print-dead-csr-fi.mir | 1 -
llvm/test/CodeGen/AMDGPU/misched-killflags.mir | 1 -
llvm/test/CodeGen/AMDGPU/mubuf-offset-private.ll | 38 +-
llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 40 +-
.../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 40 +
llvm/test/CodeGen/AMDGPU/nested-calls.ll | 10 +-
llvm/test/CodeGen/AMDGPU/nop-data.ll | 2 +-
.../AMDGPU/optimize-exec-masking-pre-ra.mir | 1 -
.../CodeGen/AMDGPU/partial-sgpr-to-vgpr-spills.ll | 341 +-
.../CodeGen/AMDGPU/pei-reg-scavenger-position.mir | 14 +-
.../CodeGen/AMDGPU/pei-scavenge-sgpr-carry-out.mir | 23 +-
.../test/CodeGen/AMDGPU/pei-scavenge-sgpr-gfx9.mir | 7 +-
llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr.mir | 3 -
.../CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir | 60 +
llvm/test/CodeGen/AMDGPU/permute.ll | 3 +-
.../CodeGen/AMDGPU/private-access-no-objects.ll | 14 +-
llvm/test/CodeGen/AMDGPU/private-element-size.ll | 224 +-
.../rename-independent-subregs-mac-operands.mir | 2 -
llvm/test/CodeGen/AMDGPU/s_code_end.ll | 4 +-
llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 20 +-
...hed-assert-dead-def-subreg-use-other-subreg.mir | 1 -
...d-handleMoveUp-subreg-def-across-subreg-def.mir | 1 -
llvm/test/CodeGen/AMDGPU/scratch-buffer.ll | 14 +-
llvm/test/CodeGen/AMDGPU/scratch-simple.ll | 49 +-
llvm/test/CodeGen/AMDGPU/sdiv64.ll | 14 +-
.../CodeGen/AMDGPU/sext-divergence-driven-isel.ll | 91 +
.../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 25 +-
llvm/test/CodeGen/AMDGPU/shift-i128.ll | 8 +-
llvm/test/CodeGen/AMDGPU/shl_add_ptr.ll | 12 +-
llvm/test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll | 3 +-
llvm/test/CodeGen/AMDGPU/sibling-call.ll | 22 +-
.../test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll | 102 -
llvm/test/CodeGen/AMDGPU/spill-agpr.ll | 16 +-
llvm/test/CodeGen/AMDGPU/spill-before-exec.mir | 11 +-
.../CodeGen/AMDGPU/spill-csr-frame-ptr-reg-copy.ll | 6 +-
.../CodeGen/AMDGPU/spill-empty-live-interval.mir | 2 -
llvm/test/CodeGen/AMDGPU/spill-m0.ll | 4 +-
.../CodeGen/AMDGPU/spill-offset-calculation.ll | 45 +-
llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr.ll | 2 +-
llvm/test/CodeGen/AMDGPU/srem64.ll | 192 +-
.../stack-pointer-offset-relative-frameindex.ll | 21 +-
llvm/test/CodeGen/AMDGPU/stack-realign-kernel.ll | 36 +-
llvm/test/CodeGen/AMDGPU/stack-realign.ll | 58 +-
.../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 7 +-
llvm/test/CodeGen/AMDGPU/store-hi16.ll | 28 +-
llvm/test/CodeGen/AMDGPU/sub-zext-cc-zext-cc.ll | 6 +-
.../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 1 -
llvm/test/CodeGen/AMDGPU/subvector-test.mir | 1 -
llvm/test/CodeGen/AMDGPU/udiv64.ll | 42 +-
.../AMDGPU/uniform-work-group-attribute-missing.ll | 5 +-
.../uniform-work-group-nested-function-calls.ll | 5 +-
...orm-work-group-prevent-attribute-propagation.ll | 7 +-
.../uniform-work-group-propagate-attribute.ll | 6 +-
.../AMDGPU/uniform-work-group-recursion-test.ll | 5 +-
.../test/CodeGen/AMDGPU/uniform-work-group-test.ll | 2 +-
llvm/test/CodeGen/AMDGPU/update-phi.ll | 2 -
llvm/test/CodeGen/AMDGPU/urem64.ll | 146 +-
.../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 6 +-
.../AMDGPU/virtregrewrite-undef-identity-copy.mir | 1 -
llvm/test/CodeGen/AMDGPU/wave32.ll | 14 +-
llvm/test/CodeGen/AMDGPU/wqm.ll | 4 +-
llvm/test/CodeGen/AMDGPU/wqm.mir | 35 +
llvm/test/CodeGen/AMDGPU/wwm-reserved.ll | 8 +-
llvm/test/CodeGen/ARM/2012-08-30-select.ll | 2 +-
.../CodeGen/ARM/Windows/chkstk-movw-movt-isel.ll | 2 +-
llvm/test/CodeGen/ARM/Windows/division-range.ll | 2 +-
llvm/test/CodeGen/ARM/build-attributes-fn-attr4.ll | 2 +-
llvm/test/CodeGen/ARM/build-attributes-fn-attr5.ll | 2 +-
llvm/test/CodeGen/ARM/build-attributes-fn-attr6.ll | 6 +-
llvm/test/CodeGen/ARM/clang-section.ll | 8 +-
llvm/test/CodeGen/ARM/fp16-fullfp16.ll | 8 +-
llvm/test/CodeGen/ARM/fp16-promote.ll | 8 +-
llvm/test/CodeGen/ARM/fp16-vminmaxnm-safe.ll | 409 +-
llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 183 +
llvm/test/CodeGen/ARM/indvar-cost.ll | 514 +
llvm/test/CodeGen/ARM/indvar-unroll-imm-cost.ll | 578 +
.../ARM/inlineasm-switch-mode-oneway-from-arm.ll | 2 +-
.../ARM/inlineasm-switch-mode-oneway-from-thumb.ll | 2 +-
.../CodeGen/ARM/ipra-extra-spills-exceptions.ll | 149 +
llvm/test/CodeGen/ARM/ipra-extra-spills.ll | 406 +
llvm/test/CodeGen/ARM/krait-cpu-div-attribute.ll | 4 +-
llvm/test/CodeGen/ARM/local-call.ll | 2 +-
llvm/test/CodeGen/ARM/lower-vmax.ll | 25 +
llvm/test/CodeGen/ARM/shift_parts.ll | 261 -
.../test/CodeGen/ARM/softfp-constant-comparison.ll | 2 +-
llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll | 10 +-
llvm/test/CodeGen/ARM/thumb1-varalloc.ll | 2 +-
llvm/test/CodeGen/ARM/trap.ll | 12 +-
llvm/test/CodeGen/ARM/vminmax.ll | 8 +-
llvm/test/CodeGen/ARM/wrong-t2stmia-size-opt.ll | 2 +-
llvm/test/CodeGen/BPF/objdump_imm_hex.ll | 2 +-
llvm/test/CodeGen/Generic/csw-debug-assert.ll | 64 +
llvm/test/CodeGen/Hexagon/bug18008.ll | 2 +-
llvm/test/CodeGen/Hexagon/v60small.ll | 2 +-
llvm/test/CodeGen/Hexagon/vect-regpairs.ll | 4 +-
.../MIR/AArch64/mir-canon-constant-pool-hash.mir | 20 +
.../MIR/AMDGPU/machine-function-info-no-ir.mir | 16 -
.../CodeGen/MIR/AMDGPU/machine-function-info.ll | 18 +-
.../mfi-parse-error-scratch-wave-offset-reg.mir | 12 -
.../AMDGPU/mfi-scratch-wave-offset-reg-class.mir | 13 -
.../MIR/AMDGPU/parse-order-reserved-regs.mir | 2 -
llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 4 +-
.../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 4 +-
.../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +-
.../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 78 +-
.../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 3 +-
.../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 3 +-
.../Mips/GlobalISel/legalizer/zext_and_sext.mir | 3 +-
.../GlobalISel/llvm-ir/zextLoad_and_sextLoad.ll | 3 +-
.../Mips/GlobalISel/llvm-ir/zext_and_sext.ll | 3 +-
llvm/test/CodeGen/Mips/cconv/callee-saved-float.ll | 2 +-
.../CodeGen/Mips/compactbranches/no-beqzc-bnezc.ll | 4 +-
llvm/test/CodeGen/Mips/micromips-atomic1.ll | 2 +-
llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +-
.../CodeGen/Mips/tailcall/tailcall-wrong-isa.ll | 20 +-
.../test/CodeGen/Mips/unaligned-memops-mapping.mir | 2 +-
llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 2 +-
llvm/test/CodeGen/PowerPC/2016-04-28-setjmp.ll | 2 +-
llvm/test/CodeGen/PowerPC/aix-byval-param.ll | 16 -
llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 1026 +-
.../CodeGen/PowerPC/aix-cc-byval-limitation1.ll | 16 +
.../CodeGen/PowerPC/aix-cc-byval-limitation2.ll | 16 +
.../CodeGen/PowerPC/aix-cc-byval-limitation3.ll | 16 +
llvm/test/CodeGen/PowerPC/aix-cc-byval.ll | 221 +
llvm/test/CodeGen/PowerPC/aix-print-pc.mir | 31 +
llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll | 147 +
llvm/test/CodeGen/PowerPC/alignlongjumptest.mir | 4 +-
.../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 54 +
llvm/test/CodeGen/PowerPC/early-ret.mir | 146 +
llvm/test/CodeGen/PowerPC/float-vector-gather.ll | 2 +-
llvm/test/CodeGen/PowerPC/fma-precision.ll | 163 +
llvm/test/CodeGen/PowerPC/fp-strict-f128.ll | 55 +
llvm/test/CodeGen/PowerPC/fp-strict.ll | 413 +
llvm/test/CodeGen/PowerPC/ifcvt.mir | 53 +
llvm/test/CodeGen/PowerPC/macro-fusion.ll | 21 +
.../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 60 +-
llvm/test/CodeGen/PowerPC/memcmp-mergeexpand.ll | 4 +-
llvm/test/CodeGen/PowerPC/memcmpIR.ll | 4 +-
.../CodeGen/PowerPC/ppc32-i64-to-float-conv.ll | 24 +
llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 6 +-
llvm/test/CodeGen/PowerPC/recipest.ll | 474 +-
llvm/test/CodeGen/PowerPC/rotl-2.ll | 23 +-
llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 96 +-
llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll | 60 +-
.../PowerPC/vector-constrained-fp-intrinsics.ll | 32 +-
llvm/test/CodeGen/RISCV/compress-float.ll | 6 +-
llvm/test/CodeGen/RISCV/compress-inline-asm.ll | 2 +-
llvm/test/CodeGen/RISCV/compress.ll | 4 +-
llvm/test/CodeGen/RISCV/double-arith.ll | 56 +-
llvm/test/CodeGen/RISCV/float-arith.ll | 88 +-
llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 8 +-
llvm/test/CodeGen/RISCV/fp-imm.ll | 116 +
llvm/test/CodeGen/RISCV/option-norvc.ll | 2 +-
llvm/test/CodeGen/RISCV/option-rvc.ll | 2 +-
llvm/test/CodeGen/SystemZ/cond-move-10.ll | 100 +
llvm/test/CodeGen/SystemZ/int-cmp-56.mir | 323 +
llvm/test/CodeGen/SystemZ/rot-01.ll | 15 +-
llvm/test/CodeGen/SystemZ/rot-02.ll | 34 +-
llvm/test/CodeGen/SystemZ/rot-shift-64-sub-amt.ll | 53 +-
llvm/test/CodeGen/SystemZ/shift-01.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-02.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-03.ll | 62 +-
llvm/test/CodeGen/SystemZ/shift-04.ll | 126 +-
llvm/test/CodeGen/SystemZ/shift-05.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-06.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-07.ll | 78 +-
llvm/test/CodeGen/SystemZ/shift-08.ll | 85 +-
llvm/test/CodeGen/SystemZ/shift-09.ll | 31 +-
llvm/test/CodeGen/SystemZ/shift-10.ll | 50 +-
llvm/test/CodeGen/SystemZ/shift-11.ll | 49 +-
llvm/test/CodeGen/SystemZ/shift-12.ll | 81 +-
llvm/test/CodeGen/SystemZ/vec-move-23.ll | 131 +
llvm/test/CodeGen/Thumb/large-stack.ll | 4 +-
.../Thumb2/LowOverheadLoops/invariant-qreg.mir | 473 +
.../LowOverheadLoops/predicated-invariant.mir | 156 +
.../Thumb2/LowOverheadLoops/unpredicated-max.mir | 150 +
.../test/CodeGen/Thumb2/LowOverheadLoops/vaddv.mir | 3011 ++
llvm/test/CodeGen/Thumb2/cde-gpr.ll | 189 +
llvm/test/CodeGen/Thumb2/cde-vec.ll | 114 +
llvm/test/CodeGen/Thumb2/cde-vfp.ll | 198 +
llvm/test/CodeGen/Thumb2/fir.ll | 53 +
llvm/test/CodeGen/Thumb2/ifcvt-minsize.ll | 13 +-
llvm/test/CodeGen/Thumb2/mve-float16regloops.ll | 1491 +
llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 1418 +
llvm/test/CodeGen/Thumb2/mve-fmas.ll | 198 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/dup.ll | 8 +-
.../Thumb2/mve-intrinsics/longshift-const.ll | 396 +
.../Thumb2/mve-intrinsics/longshift-demand.ll | 876 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll | 833 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddq.ll | 8 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll | 416 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/vminvq.ll | 849 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vmulq.ll | 6 +-
llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll | 589 +
llvm/test/CodeGen/Thumb2/mve-intrinsics/vsubq.ll | 8 +-
llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll | 14 +-
llvm/test/CodeGen/Thumb2/mve-vcmpfr.ll | 56 +-
llvm/test/CodeGen/Thumb2/mve-vdup.ll | 2 +-
llvm/test/CodeGen/Thumb2/mve-vldst4.ll | 2 +-
llvm/test/CodeGen/Thumb2/mve-vmull.ll | 130 +
llvm/test/CodeGen/Thumb2/shift_parts.ll | 509 +
llvm/test/CodeGen/Thumb2/thumb2-ror.ll | 31 +-
llvm/test/CodeGen/VE/sjlj_except.ll | 32 +
llvm/test/CodeGen/WebAssembly/simd-arith.ll | 36 +
llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 30 +
llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll | 128 +
llvm/test/CodeGen/WebAssembly/swiftcc.ll | 46 +
llvm/test/CodeGen/X86/2014-08-29-CompactUnwind.ll | 2 +-
.../X86/align-branch-boundary-suppressions.ll | 6 +-
llvm/test/CodeGen/X86/avg.ll | 935 +-
llvm/test/CodeGen/X86/avx512-calling-conv.ll | 960 +
llvm/test/CodeGen/X86/avx512-insert-extract.ll | 7 +-
.../CodeGen/X86/avx512-shuffles/partial_permute.ll | 40 +-
llvm/test/CodeGen/X86/avx512-vec3-crash.ll | 2 +-
llvm/test/CodeGen/X86/avx512vbmi2-funnel-shifts.ll | 36 +-
.../CodeGen/X86/avx512vbmi2vl-funnel-shifts.ll | 72 +-
llvm/test/CodeGen/X86/basicblock-sections-cold.ll | 41 +
.../CodeGen/X86/basicblock-sections-directjumps.ll | 38 +
llvm/test/CodeGen/X86/basicblock-sections-eh.ll | 84 +
.../test/CodeGen/X86/basicblock-sections-labels.ll | 33 +
llvm/test/CodeGen/X86/basicblock-sections-list.ll | 76 +
.../test/CodeGen/X86/basicblock-sections-listbb.ll | 38 +
.../CodeGen/X86/basicblock-sections-mir-parse.mir | 131 +
.../CodeGen/X86/basicblock-sections-mir-print.ll | 32 +
llvm/test/CodeGen/X86/basicblock-sections.ll | 36 +
.../CodeGen/X86/bitcast-int-to-vector-bool-sext.ll | 11 +-
.../CodeGen/X86/bitcast-int-to-vector-bool-zext.ll | 11 +-
.../test/CodeGen/X86/bitcast-int-to-vector-bool.ll | 2 +-
llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 6 +-
.../CodeGen/X86/broadcast-elm-cross-splat-vec.ll | 14 +-
llvm/test/CodeGen/X86/buildvec-extract.ll | 88 +-
llvm/test/CodeGen/X86/buildvec-insertvec.ll | 2 -
llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +-
llvm/test/CodeGen/X86/callbr-asm-branch-folding.ll | 23 +-
llvm/test/CodeGen/X86/callbr-asm-obj-file.ll | 2 +-
llvm/test/CodeGen/X86/callbr-asm.ll | 17 +-
llvm/test/CodeGen/X86/cfi-epilogue-with-return.mir | 48 -
.../CodeGen/X86/cfi-epilogue-without-return.mir | 53 -
.../X86/cfi-inserter-callee-save-register.mir | 34 -
.../X86/cfi-inserter-verify-inconsistent-csr.mir | 28 -
llvm/test/CodeGen/X86/clear-highbits.ll | 255 +-
llvm/test/CodeGen/X86/clear-lowbits.ll | 158 +-
llvm/test/CodeGen/X86/clz.ll | 964 +-
llvm/test/CodeGen/X86/combine-rotates.ll | 66 +-
llvm/test/CodeGen/X86/compact-unwind.ll | 8 +-
.../test/CodeGen/X86/const-shift-of-constmasked.ll | 10 +-
llvm/test/CodeGen/X86/constructor.ll | 1 +
llvm/test/CodeGen/X86/extract-bits.ll | 464 +-
llvm/test/CodeGen/X86/extract-concat.ll | 4 -
llvm/test/CodeGen/X86/extract-lowbits.ll | 489 +-
llvm/test/CodeGen/X86/fdiv.ll | 24 +
llvm/test/CodeGen/X86/fmaxnum.ll | 340 +-
llvm/test/CodeGen/X86/fminnum.ll | 340 +-
llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +-
llvm/test/CodeGen/X86/fshl.ll | 34 +-
llvm/test/CodeGen/X86/fshr.ll | 47 +-
llvm/test/CodeGen/X86/funnel-shift.ll | 64 +
llvm/test/CodeGen/X86/haddsub-undef.ll | 28 +
llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 52 +-
llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 52 +-
llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 64 +-
llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 52 +-
llvm/test/CodeGen/X86/implicit-faultmap.ll | 4 +-
.../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 +
llvm/test/CodeGen/X86/init-priority.ll | 2 +-
llvm/test/CodeGen/X86/insertelement-ones.ll | 18 +-
llvm/test/CodeGen/X86/insertelement-shuffle.ll | 5 +-
llvm/test/CodeGen/X86/known-bits.ll | 2 +-
llvm/test/CodeGen/X86/load-partial.ll | 16 +-
llvm/test/CodeGen/X86/madd.ll | 15 +-
llvm/test/CodeGen/X86/masked_store_trunc.ll | 27 +-
llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 36 +-
llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 30 +-
llvm/test/CodeGen/X86/memcmp-constant.ll | 123 +
llvm/test/CodeGen/X86/memcmp-more-load-pairs.ll | 345 +-
llvm/test/CodeGen/X86/memcmp-optsize.ll | 40 +-
llvm/test/CodeGen/X86/memcmp-pgso.ll | 40 +-
llvm/test/CodeGen/X86/memcmp.ll | 204 +-
llvm/test/CodeGen/X86/mingw-comdats-xdata.ll | 2 +-
llvm/test/CodeGen/X86/mingw-comdats.ll | 2 +-
llvm/test/CodeGen/X86/movmsk-cmp.ll | 85 +-
llvm/test/CodeGen/X86/noreturn-call-win64.ll | 58 -
llvm/test/CodeGen/X86/packss.ll | 43 +-
llvm/test/CodeGen/X86/patchable-prologue.ll | 2 +-
llvm/test/CodeGen/X86/pow.ll | 72 +-
llvm/test/CodeGen/X86/pr30562.ll | 12 +-
llvm/test/CodeGen/X86/pr31956.ll | 5 +-
llvm/test/CodeGen/X86/pr34592.ll | 49 +-
llvm/test/CodeGen/X86/pr40891.ll | 6 +-
llvm/test/CodeGen/X86/pshufb-mask-comments.ll | 2 +-
llvm/test/CodeGen/X86/sad.ll | 509 +
llvm/test/CodeGen/X86/sadd_sat_vec.ll | 252 +-
llvm/test/CodeGen/X86/scalar_widen_div.ll | 4 +-
llvm/test/CodeGen/X86/sdiv_fix.ll | 215 +-
llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 473 +-
llvm/test/CodeGen/X86/shift-by-signext.ll | 4 +-
llvm/test/CodeGen/X86/shift-combine.ll | 1 -
llvm/test/CodeGen/X86/shift-double-x86_64.ll | 2 -
llvm/test/CodeGen/X86/shift-double.ll | 10 +-
llvm/test/CodeGen/X86/shift-parts.ll | 11 +-
llvm/test/CodeGen/X86/shrink_vmul.ll | 32 +-
llvm/test/CodeGen/X86/sqrt-fastmath-mir.ll | 73 +-
llvm/test/CodeGen/X86/sqrt-fastmath.ll | 57 +-
llvm/test/CodeGen/X86/ssub_sat_vec.ll | 262 +-
llvm/test/CodeGen/X86/stack-folding-avx512bf16.ll | 12 +-
llvm/test/CodeGen/X86/stack-guard-oob.ll | 415 +
.../CodeGen/X86/statepoint-duplicates-export.ll | 77 +
llvm/test/CodeGen/X86/statepoint-stackmap-size.ll | 22 +
llvm/test/CodeGen/X86/uadd_sat_vec.ll | 188 +-
llvm/test/CodeGen/X86/udiv_fix_sat.ll | 6 +-
llvm/test/CodeGen/X86/usub_sat_vec.ll | 105 +-
llvm/test/CodeGen/X86/var-permute-128.ll | 2 +-
llvm/test/CodeGen/X86/var-permute-256.ll | 50 +-
llvm/test/CodeGen/X86/var-permute-512.ll | 16 +-
llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 22 +-
llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 12 +-
llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 24 +-
llvm/test/CodeGen/X86/vec_set-A.ll | 2 +-
llvm/test/CodeGen/X86/vec_set-B.ll | 2 +-
llvm/test/CodeGen/X86/vector-bitreverse.ll | 2 +-
llvm/test/CodeGen/X86/vector-extend-inreg.ll | 7 +-
llvm/test/CodeGen/X86/vector-fshl-256.ll | 12 +-
llvm/test/CodeGen/X86/vector-fshl-512.ll | 8 +-
llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 70 +-
llvm/test/CodeGen/X86/vector-fshr-256.ll | 12 +-
llvm/test/CodeGen/X86/vector-fshr-512.ll | 8 +-
llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 58 +-
llvm/test/CodeGen/X86/vector-idiv-sdiv-128.ll | 8 +-
llvm/test/CodeGen/X86/vector-lzcnt-128.ll | 12 +-
llvm/test/CodeGen/X86/vector-mul.ll | 136 +-
llvm/test/CodeGen/X86/vector-reduce-add.ll | 321 +-
llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 15 +-
llvm/test/CodeGen/X86/vector-reduce-and.ll | 342 +-
llvm/test/CodeGen/X86/vector-reduce-mul.ll | 109 +-
llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 15 +-
llvm/test/CodeGen/X86/vector-reduce-or.ll | 342 +-
llvm/test/CodeGen/X86/vector-reduce-smax.ll | 48 +-
llvm/test/CodeGen/X86/vector-reduce-smin.ll | 48 +-
llvm/test/CodeGen/X86/vector-reduce-umax.ll | 149 +-
llvm/test/CodeGen/X86/vector-reduce-umin.ll | 141 +-
llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 15 +-
llvm/test/CodeGen/X86/vector-reduce-xor.ll | 342 +-
llvm/test/CodeGen/X86/vector-sext.ll | 5 +-
llvm/test/CodeGen/X86/vector-shift-ashr-256.ll | 8 +-
llvm/test/CodeGen/X86/vector-shift-lshr-256.ll | 10 +-
llvm/test/CodeGen/X86/vector-shift-lshr-512.ll | 4 +-
llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 74 +
llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 207 +
llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 251 +-
llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 24 +-
llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 91 +
llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 38 +-
.../CodeGen/X86/vector-shuffle-combining-avx.ll | 12 +-
llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 3 +-
llvm/test/CodeGen/X86/vector-trunc-math.ll | 255 +-
llvm/test/CodeGen/X86/vector-trunc-packus.ll | 40 +-
llvm/test/CodeGen/X86/vector-trunc-ssat.ll | 34 +-
llvm/test/CodeGen/X86/vector-trunc-usat.ll | 26 +-
llvm/test/CodeGen/X86/vector-trunc.ll | 70 +-
llvm/test/CodeGen/X86/vector-tzcnt-128.ll | 24 +-
llvm/test/CodeGen/X86/vselect-constants.ll | 39 +
llvm/test/CodeGen/X86/widen_bitops-0.ll | 12 +-
.../X86/x86-64-double-precision-shift-left.ll | 8 +-
.../CodeGen/X86/x86-64-double-shifts-Oz-Os-O2.ll | 4 +-
llvm/test/CodeGen/X86/xray-section-group.ll | 2 +-
llvm/test/DebugInfo/AArch64/big-endian-dump.ll | 2 +-
.../DebugInfo/AArch64/call-site-info-output.ll | 2 +-
.../AArch64/dbgcall-site-float-entry-value.ll | 49 +
llvm/test/DebugInfo/AArch64/little-endian-dump.ll | 2 +-
llvm/test/DebugInfo/AMDGPU/print-reg-name.s | 12 +-
llvm/test/DebugInfo/AMDGPU/register-mapping.s | 37 -
llvm/test/DebugInfo/AMDGPU/variable-locations.ll | 2 +-
llvm/test/DebugInfo/ARM/big-endian-dump.ll | 2 +-
llvm/test/DebugInfo/ARM/call-site-info-output.ll | 2 +-
llvm/test/DebugInfo/ARM/little-endian-dump.ll | 2 +-
llvm/test/DebugInfo/COFF/no-cus.ll | 2 +-
.../MIR/AArch64/dbgcall-site-expr-chain.mir | 2 +-
.../MIR/AArch64/dbgcall-site-expr-entry-value.mir | 2 +-
.../MIR/AArch64/dbgcall-site-interpret-movzxi.mir | 2 +-
.../MIR/AArch64/dbgcall-site-interpretation.mir | 2 +-
.../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +-
.../MIR/AArch64/implicit-def-dead-scope.mir | 2 +-
.../DebugInfo/MIR/ARM/call-site-info-vmovd.mir | 2 +-
.../DebugInfo/MIR/ARM/call-site-info-vmovs.mir | 2 +-
.../MIR/ARM/dbgcall-site-interpretation.mir | 2 +-
.../MIR/ARM/dbgcall-site-propagated-value.mir | 6 +-
.../MIR/ARM/dbgcallsite-noreg-is-imm-check.mir | 2 +-
.../MIR/ARM/if-coverter-call-site-info.mir | 2 +-
.../dbgcall-site-instr-before-bundled-call.mir | 4 +-
.../live-debug-values-bundled-entry-values.mir | 4 +-
llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 4 +-
llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +-
.../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +-
.../DebugInfo/MIR/X86/call-site-param-mov16.mir | 59 +
.../DebugInfo/MIR/X86/callsite-stack-value.mir | 68 +
.../dbg-call-site-spilled-arg-multiple-defs.mir | 2 +-
.../MIR/X86/dbg-call-site-spilled-arg.mir | 2 +-
.../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +-
.../MIR/X86/dbgcall-site-interpretation.mir | 2 +-
.../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +-
.../MIR/X86/dbgcall-site-partial-describe.mir | 2 +-
.../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +-
.../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +-
.../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +-
llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +-
.../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +-
.../MIR/X86/entry-value-of-modified-param.mir | 7 +-
.../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +-
.../MIR/X86/propagate-entry-value-cross-bbs.mir | 11 +-
.../MIR/X86/unreachable-block-call-site.mir | 2 +-
llvm/test/DebugInfo/RISCV/dwarf-riscv-relocs.ll | 2 +-
llvm/test/DebugInfo/Sparc/gnu-window-save.ll | 4 +-
llvm/test/DebugInfo/X86/DIModule.ll | 3 +-
.../test/DebugInfo/X86/DW_AT_location-reference.ll | 4 +-
llvm/test/DebugInfo/X86/arange.ll | 1 -
llvm/test/DebugInfo/X86/arguments.ll | 1 -
llvm/test/DebugInfo/X86/c-type-units.ll | 1 -
llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +-
.../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +-
.../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +-
.../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +-
llvm/test/DebugInfo/X86/debug-loc-frame.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-ir-disabled.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-partial.ll | 1 -
llvm/test/DebugInfo/X86/debug-names-split-dwarf.ll | 1 -
llvm/test/DebugInfo/X86/decl-derived-member.ll | 1 -
.../DebugInfo/X86/dwarf-callsite-related-attrs.ll | 1 -
llvm/test/DebugInfo/X86/generate-odr-hash.ll | 1 -
llvm/test/DebugInfo/X86/ghost-sdnode-dbgvalues.ll | 1 -
llvm/test/DebugInfo/X86/inline-member-function.ll | 1 -
llvm/test/DebugInfo/X86/lexical_block.ll | 1 -
llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +-
llvm/test/DebugInfo/X86/missing-file-line.ll | 1 -
llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 +
llvm/test/DebugInfo/X86/nodebug.ll | 1 -
llvm/test/DebugInfo/X86/nodebug_with_debug_loc.ll | 1 -
llvm/test/DebugInfo/X86/parameters.ll | 1 -
llvm/test/DebugInfo/X86/pr45181.ll | 306 +
llvm/test/DebugInfo/X86/rematerialize.ll | 1 -
llvm/test/DebugInfo/X86/split-dwarf-sysroot.ll | 4 +-
.../DebugInfo/X86/string-offsets-multiple-cus.ll | 1 -
.../DebugInfo/X86/string-offsets-table-order.ll | 1 -
llvm/test/DebugInfo/X86/string-offsets-table.ll | 1 -
llvm/test/DebugInfo/X86/template.ll | 1 -
llvm/test/DebugInfo/X86/tu-to-non-named-type.ll | 1 -
.../DebugInfo/X86/type_units_with_addresses.ll | 1 -
...m64_relocations.s => MachO_arm64_relocations.s} | 0
.../X86/Inputs/MachO_global_linker_private_def.s | 12 +
.../X86/Inputs/MachO_internal_linker_private_def.s | 12 +
.../JITLink/X86/Inputs/MachO_weak_defs_extra.s | 19 +
.../JITLink/X86/MachO_linker_private_symbols.s | 22 +
.../JITLink/X86/MachO_weak_definitions.s | 39 +
.../ExecutionEngine/OrcLazy/minimal-throw-catch.ll | 58 +
.../ExecutionEngine/RuntimeDyld/ARM/COFF_Thumb.s | 61 +-
.../ExecutionEngine/RuntimeDyld/X86/COFF_i386.s | 43 +-
.../ExecutionEngine/RuntimeDyld/X86/COFF_x86_64.s | 37 +-
llvm/test/IR/assume-builder.ll | 66 +
llvm/test/Linker/Inputs/empty-objc.ll | 14 +
llvm/test/Linker/empty-swift.ll | 42 +
llvm/test/MC/AArch64/SVE/abs.s | 2 +-
llvm/test/MC/AArch64/SVE/add.s | 2 +-
llvm/test/MC/AArch64/SVE/addpl.s | 2 +-
llvm/test/MC/AArch64/SVE/addvl.s | 2 +-
llvm/test/MC/AArch64/SVE/adr.s | 2 +-
llvm/test/MC/AArch64/SVE/and.s | 2 +-
llvm/test/MC/AArch64/SVE/ands.s | 2 +-
llvm/test/MC/AArch64/SVE/andv.s | 2 +-
llvm/test/MC/AArch64/SVE/asr.s | 2 +-
llvm/test/MC/AArch64/SVE/asrd.s | 2 +-
llvm/test/MC/AArch64/SVE/asrr.s | 2 +-
llvm/test/MC/AArch64/SVE/bic.s | 2 +-
llvm/test/MC/AArch64/SVE/bics.s | 2 +-
llvm/test/MC/AArch64/SVE/brka.s | 2 +-
llvm/test/MC/AArch64/SVE/brkas.s | 2 +-
llvm/test/MC/AArch64/SVE/brkb.s | 2 +-
llvm/test/MC/AArch64/SVE/brkbs.s | 2 +-
llvm/test/MC/AArch64/SVE/brkn.s | 2 +-
llvm/test/MC/AArch64/SVE/brkns.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpa.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpas.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpb.s | 2 +-
llvm/test/MC/AArch64/SVE/brkpbs.s | 2 +-
llvm/test/MC/AArch64/SVE/clasta.s | 2 +-
llvm/test/MC/AArch64/SVE/clastb.s | 2 +-
llvm/test/MC/AArch64/SVE/cls.s | 2 +-
llvm/test/MC/AArch64/SVE/clz.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpeq.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpge.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpgt.s | 2 +-
llvm/test/MC/AArch64/SVE/cmphi.s | 2 +-
llvm/test/MC/AArch64/SVE/cmphs.s | 2 +-
llvm/test/MC/AArch64/SVE/cmple.s | 2 +-
llvm/test/MC/AArch64/SVE/cmplo.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpls.s | 2 +-
llvm/test/MC/AArch64/SVE/cmplt.s | 2 +-
llvm/test/MC/AArch64/SVE/cmpne.s | 2 +-
llvm/test/MC/AArch64/SVE/cnot.s | 2 +-
llvm/test/MC/AArch64/SVE/cnt.s | 2 +-
llvm/test/MC/AArch64/SVE/cntb.s | 2 +-
llvm/test/MC/AArch64/SVE/cntd.s | 2 +-
llvm/test/MC/AArch64/SVE/cnth.s | 2 +-
llvm/test/MC/AArch64/SVE/cntp.s | 2 +-
llvm/test/MC/AArch64/SVE/cntw.s | 2 +-
llvm/test/MC/AArch64/SVE/compact.s | 2 +-
llvm/test/MC/AArch64/SVE/cpy.s | 2 +-
llvm/test/MC/AArch64/SVE/ctermeq.s | 2 +-
llvm/test/MC/AArch64/SVE/ctermne.s | 2 +-
llvm/test/MC/AArch64/SVE/decb.s | 2 +-
llvm/test/MC/AArch64/SVE/decd.s | 2 +-
llvm/test/MC/AArch64/SVE/dech.s | 2 +-
llvm/test/MC/AArch64/SVE/decp.s | 2 +-
llvm/test/MC/AArch64/SVE/decw.s | 2 +-
llvm/test/MC/AArch64/SVE/dup.s | 2 +-
llvm/test/MC/AArch64/SVE/dupm.s | 2 +-
llvm/test/MC/AArch64/SVE/eon.s | 2 +-
llvm/test/MC/AArch64/SVE/eor.s | 2 +-
llvm/test/MC/AArch64/SVE/eors.s | 2 +-
llvm/test/MC/AArch64/SVE/eorv.s | 2 +-
llvm/test/MC/AArch64/SVE/ext.s | 2 +-
llvm/test/MC/AArch64/SVE/fabd.s | 2 +-
llvm/test/MC/AArch64/SVE/fabs.s | 2 +-
llvm/test/MC/AArch64/SVE/facge.s | 2 +-
llvm/test/MC/AArch64/SVE/facgt.s | 2 +-
llvm/test/MC/AArch64/SVE/facle.s | 2 +-
llvm/test/MC/AArch64/SVE/faclt.s | 2 +-
llvm/test/MC/AArch64/SVE/fadd.s | 2 +-
llvm/test/MC/AArch64/SVE/fadda.s | 2 +-
llvm/test/MC/AArch64/SVE/faddv.s | 2 +-
llvm/test/MC/AArch64/SVE/fcadd.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmeq.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmge.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmgt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmle.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmlt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmne.s | 2 +-
llvm/test/MC/AArch64/SVE/fcmuo.s | 2 +-
llvm/test/MC/AArch64/SVE/fcpy.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvt.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvtzs.s | 2 +-
llvm/test/MC/AArch64/SVE/fcvtzu.s | 2 +-
llvm/test/MC/AArch64/SVE/fdiv.s | 2 +-
llvm/test/MC/AArch64/SVE/fdivr.s | 2 +-
llvm/test/MC/AArch64/SVE/fdup.s | 2 +-
llvm/test/MC/AArch64/SVE/fexpa.s | 2 +-
llvm/test/MC/AArch64/SVE/fmad.s | 2 +-
llvm/test/MC/AArch64/SVE/fmax.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxnm.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxnmv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmin.s | 2 +-
llvm/test/MC/AArch64/SVE/fminnm.s | 2 +-
llvm/test/MC/AArch64/SVE/fminnmv.s | 2 +-
llvm/test/MC/AArch64/SVE/fminv.s | 2 +-
llvm/test/MC/AArch64/SVE/fmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fmls.s | 2 +-
llvm/test/MC/AArch64/SVE/fmov.s | 2 +-
llvm/test/MC/AArch64/SVE/fmsb.s | 2 +-
llvm/test/MC/AArch64/SVE/fmul.s | 2 +-
llvm/test/MC/AArch64/SVE/fmulx.s | 2 +-
llvm/test/MC/AArch64/SVE/fneg.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmad.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmla.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmls.s | 2 +-
llvm/test/MC/AArch64/SVE/fnmsb.s | 2 +-
llvm/test/MC/AArch64/SVE/frecpe.s | 2 +-
llvm/test/MC/AArch64/SVE/frecps.s | 2 +-
llvm/test/MC/AArch64/SVE/frecpx.s | 2 +-
llvm/test/MC/AArch64/SVE/frinta.s | 2 +-
llvm/test/MC/AArch64/SVE/frinti.s | 2 +-
llvm/test/MC/AArch64/SVE/frintm.s | 2 +-
llvm/test/MC/AArch64/SVE/frintn.s | 2 +-
llvm/test/MC/AArch64/SVE/frintp.s | 2 +-
llvm/test/MC/AArch64/SVE/frintx.s | 2 +-
llvm/test/MC/AArch64/SVE/frintz.s | 2 +-
llvm/test/MC/AArch64/SVE/frsqrte.s | 2 +-
llvm/test/MC/AArch64/SVE/frsqrts.s | 2 +-
llvm/test/MC/AArch64/SVE/fscale.s | 2 +-
llvm/test/MC/AArch64/SVE/fsqrt.s | 2 +-
llvm/test/MC/AArch64/SVE/fsub.s | 2 +-
llvm/test/MC/AArch64/SVE/fsubr.s | 2 +-
llvm/test/MC/AArch64/SVE/ftmad.s | 2 +-
llvm/test/MC/AArch64/SVE/ftsmul.s | 2 +-
llvm/test/MC/AArch64/SVE/ftssel.s | 2 +-
llvm/test/MC/AArch64/SVE/incb.s | 2 +-
llvm/test/MC/AArch64/SVE/incd.s | 2 +-
llvm/test/MC/AArch64/SVE/inch.s | 2 +-
llvm/test/MC/AArch64/SVE/incp.s | 2 +-
llvm/test/MC/AArch64/SVE/incw.s | 2 +-
llvm/test/MC/AArch64/SVE/index.s | 2 +-
llvm/test/MC/AArch64/SVE/insr.s | 2 +-
llvm/test/MC/AArch64/SVE/lasta.s | 2 +-
llvm/test/MC/AArch64/SVE/lastb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rd.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqd.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rqw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rsw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1rw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ld1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld2w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld3w.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4b.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4d.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4h.s | 2 +-
llvm/test/MC/AArch64/SVE/ld4w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ldff1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sb.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sh.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1sw.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnf1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE/ldnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE/ldr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsl.s | 2 +-
llvm/test/MC/AArch64/SVE/lslr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsr.s | 2 +-
llvm/test/MC/AArch64/SVE/lsrr.s | 2 +-
llvm/test/MC/AArch64/SVE/mad.s | 2 +-
llvm/test/MC/AArch64/SVE/mla.s | 2 +-
llvm/test/MC/AArch64/SVE/mls.s | 2 +-
llvm/test/MC/AArch64/SVE/mov.s | 2 +-
llvm/test/MC/AArch64/SVE/movprfx.s | 2 +-
llvm/test/MC/AArch64/SVE/movs.s | 2 +-
llvm/test/MC/AArch64/SVE/msb.s | 2 +-
llvm/test/MC/AArch64/SVE/mul.s | 2 +-
llvm/test/MC/AArch64/SVE/nand.s | 2 +-
llvm/test/MC/AArch64/SVE/nands.s | 2 +-
llvm/test/MC/AArch64/SVE/neg.s | 2 +-
llvm/test/MC/AArch64/SVE/nor.s | 2 +-
llvm/test/MC/AArch64/SVE/nors.s | 2 +-
llvm/test/MC/AArch64/SVE/not.s | 2 +-
llvm/test/MC/AArch64/SVE/nots.s | 2 +-
llvm/test/MC/AArch64/SVE/orn.s | 2 +-
llvm/test/MC/AArch64/SVE/orns.s | 2 +-
llvm/test/MC/AArch64/SVE/orr.s | 2 +-
llvm/test/MC/AArch64/SVE/orrs.s | 2 +-
llvm/test/MC/AArch64/SVE/orv.s | 2 +-
llvm/test/MC/AArch64/SVE/pfalse.s | 2 +-
llvm/test/MC/AArch64/SVE/pfirst.s | 2 +-
llvm/test/MC/AArch64/SVE/pnext.s | 2 +-
llvm/test/MC/AArch64/SVE/prfb.s | 2 +-
llvm/test/MC/AArch64/SVE/prfd.s | 2 +-
llvm/test/MC/AArch64/SVE/prfh.s | 2 +-
llvm/test/MC/AArch64/SVE/prfw.s | 2 +-
llvm/test/MC/AArch64/SVE/ptest.s | 2 +-
llvm/test/MC/AArch64/SVE/ptrue.s | 2 +-
llvm/test/MC/AArch64/SVE/ptrues.s | 2 +-
llvm/test/MC/AArch64/SVE/punpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/punpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/rbit.s | 2 +-
llvm/test/MC/AArch64/SVE/rdffr.s | 2 +-
llvm/test/MC/AArch64/SVE/rdffrs.s | 2 +-
llvm/test/MC/AArch64/SVE/rdvl.s | 2 +-
llvm/test/MC/AArch64/SVE/rev.s | 2 +-
llvm/test/MC/AArch64/SVE/revb.s | 2 +-
llvm/test/MC/AArch64/SVE/revh.s | 2 +-
llvm/test/MC/AArch64/SVE/revw.s | 2 +-
llvm/test/MC/AArch64/SVE/sabd.s | 2 +-
llvm/test/MC/AArch64/SVE/saddv.s | 2 +-
llvm/test/MC/AArch64/SVE/scvtf.s | 2 +-
llvm/test/MC/AArch64/SVE/sdiv.s | 2 +-
llvm/test/MC/AArch64/SVE/sdivr.s | 2 +-
llvm/test/MC/AArch64/SVE/sdot.s | 2 +-
llvm/test/MC/AArch64/SVE/sel.s | 2 +-
llvm/test/MC/AArch64/SVE/setffr.s | 2 +-
llvm/test/MC/AArch64/SVE/smax.s | 2 +-
llvm/test/MC/AArch64/SVE/smaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/smin.s | 2 +-
llvm/test/MC/AArch64/SVE/sminv.s | 2 +-
llvm/test/MC/AArch64/SVE/smulh.s | 2 +-
llvm/test/MC/AArch64/SVE/splice.s | 2 +-
llvm/test/MC/AArch64/SVE/sqadd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecb.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdech.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecp.s | 2 +-
llvm/test/MC/AArch64/SVE/sqdecw.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincb.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincd.s | 2 +-
llvm/test/MC/AArch64/SVE/sqinch.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincp.s | 2 +-
llvm/test/MC/AArch64/SVE/sqincw.s | 2 +-
llvm/test/MC/AArch64/SVE/sqsub.s | 2 +-
llvm/test/MC/AArch64/SVE/st1b.s | 2 +-
llvm/test/MC/AArch64/SVE/st1d.s | 2 +-
llvm/test/MC/AArch64/SVE/st1h.s | 2 +-
llvm/test/MC/AArch64/SVE/st1w.s | 2 +-
llvm/test/MC/AArch64/SVE/st2b.s | 2 +-
llvm/test/MC/AArch64/SVE/st2d.s | 2 +-
llvm/test/MC/AArch64/SVE/st2h.s | 2 +-
llvm/test/MC/AArch64/SVE/st2w.s | 2 +-
llvm/test/MC/AArch64/SVE/st3b.s | 2 +-
llvm/test/MC/AArch64/SVE/st3d.s | 2 +-
llvm/test/MC/AArch64/SVE/st3h.s | 2 +-
llvm/test/MC/AArch64/SVE/st3w.s | 2 +-
llvm/test/MC/AArch64/SVE/st4b.s | 2 +-
llvm/test/MC/AArch64/SVE/st4d.s | 2 +-
llvm/test/MC/AArch64/SVE/st4h.s | 2 +-
llvm/test/MC/AArch64/SVE/st4w.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE/stnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE/str.s | 2 +-
llvm/test/MC/AArch64/SVE/sub.s | 2 +-
llvm/test/MC/AArch64/SVE/subr.s | 2 +-
llvm/test/MC/AArch64/SVE/sunpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/sunpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/sxtb.s | 2 +-
llvm/test/MC/AArch64/SVE/sxth.s | 2 +-
llvm/test/MC/AArch64/SVE/sxtw.s | 2 +-
llvm/test/MC/AArch64/SVE/system-regs.s | 2 +-
llvm/test/MC/AArch64/SVE/tbl.s | 2 +-
llvm/test/MC/AArch64/SVE/trn1.s | 2 +-
llvm/test/MC/AArch64/SVE/trn2.s | 2 +-
llvm/test/MC/AArch64/SVE/uabd.s | 2 +-
llvm/test/MC/AArch64/SVE/uaddv.s | 2 +-
llvm/test/MC/AArch64/SVE/ucvtf.s | 2 +-
llvm/test/MC/AArch64/SVE/udiv.s | 2 +-
llvm/test/MC/AArch64/SVE/udivr.s | 2 +-
llvm/test/MC/AArch64/SVE/udot.s | 2 +-
llvm/test/MC/AArch64/SVE/umax.s | 2 +-
llvm/test/MC/AArch64/SVE/umaxv.s | 2 +-
llvm/test/MC/AArch64/SVE/umin.s | 2 +-
llvm/test/MC/AArch64/SVE/uminv.s | 2 +-
llvm/test/MC/AArch64/SVE/umulh.s | 2 +-
llvm/test/MC/AArch64/SVE/uqadd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecb.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdech.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecp.s | 2 +-
llvm/test/MC/AArch64/SVE/uqdecw.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincb.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincd.s | 2 +-
llvm/test/MC/AArch64/SVE/uqinch.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincp.s | 2 +-
llvm/test/MC/AArch64/SVE/uqincw.s | 2 +-
llvm/test/MC/AArch64/SVE/uqsub.s | 2 +-
llvm/test/MC/AArch64/SVE/uunpkhi.s | 2 +-
llvm/test/MC/AArch64/SVE/uunpklo.s | 2 +-
llvm/test/MC/AArch64/SVE/uxtb.s | 2 +-
llvm/test/MC/AArch64/SVE/uxth.s | 2 +-
llvm/test/MC/AArch64/SVE/uxtw.s | 2 +-
llvm/test/MC/AArch64/SVE/uzp1.s | 2 +-
llvm/test/MC/AArch64/SVE/uzp2.s | 2 +-
llvm/test/MC/AArch64/SVE/whilele.s | 2 +-
llvm/test/MC/AArch64/SVE/whilelo.s | 2 +-
llvm/test/MC/AArch64/SVE/whilels.s | 2 +-
llvm/test/MC/AArch64/SVE/whilelt.s | 2 +-
llvm/test/MC/AArch64/SVE/wrffr.s | 2 +-
llvm/test/MC/AArch64/SVE/zip1.s | 2 +-
llvm/test/MC/AArch64/SVE/zip2.s | 2 +-
llvm/test/MC/AArch64/SVE2/adclb.s | 2 +-
llvm/test/MC/AArch64/SVE2/adclt.s | 2 +-
llvm/test/MC/AArch64/SVE2/addhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/addhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/addp.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesd.s | 2 +-
llvm/test/MC/AArch64/SVE2/aese.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesimc.s | 2 +-
llvm/test/MC/AArch64/SVE2/aesmc.s | 2 +-
llvm/test/MC/AArch64/SVE2/bcax.s | 2 +-
llvm/test/MC/AArch64/SVE2/bdep.s | 2 +-
llvm/test/MC/AArch64/SVE2/bext.s | 2 +-
llvm/test/MC/AArch64/SVE2/bgrp.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl1n.s | 2 +-
llvm/test/MC/AArch64/SVE2/bsl2n.s | 2 +-
llvm/test/MC/AArch64/SVE2/cadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/cdot.s | 2 +-
llvm/test/MC/AArch64/SVE2/cmla.s | 2 +-
llvm/test/MC/AArch64/SVE2/eor3.s | 2 +-
llvm/test/MC/AArch64/SVE2/eorbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/eortb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ext.s | 2 +-
llvm/test/MC/AArch64/SVE2/faddp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtx.s | 2 +-
llvm/test/MC/AArch64/SVE2/fcvtxnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/flogb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmaxnmp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fminnmp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/fmlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/histcnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/histseg.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sh.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1sw.s | 2 +-
llvm/test/MC/AArch64/SVE2/ldnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE2/match.s | 2 +-
llvm/test/MC/AArch64/SVE2/mla.s | 2 +-
llvm/test/MC/AArch64/SVE2/mls.s | 2 +-
llvm/test/MC/AArch64/SVE2/mul.s | 2 +-
llvm/test/MC/AArch64/SVE2/nbsl.s | 2 +-
llvm/test/MC/AArch64/SVE2/nmatch.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmul.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullb-128.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullt-128.s | 2 +-
llvm/test/MC/AArch64/SVE2/pmullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/raddhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/raddhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/rax1.s | 2 +-
llvm/test/MC/AArch64/SVE2/rshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/rshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/rsubhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/rsubhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saba.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabdlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sabdlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sadalp.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/saddwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sbclb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sbclt.s | 2 +-
llvm/test/MC/AArch64/SVE2/shadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/shrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/shrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/shsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/shsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sli.s | 2 +-
llvm/test/MC/AArch64/SVE2/sm4e.s | 2 +-
llvm/test/MC/AArch64/SVE2/sm4ekey.s | 2 +-
llvm/test/MC/AArch64/SVE2/smaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/sminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/smulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/smullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/smullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/splice.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqabs.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqcadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqdmullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqneg.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdcmlah.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmlah.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmlsh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrdmulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqrshrunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshlu.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqshrunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtunb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sqxtunt.s | 2 +-
llvm/test/MC/AArch64/SVE2/srhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/sri.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/srshr.s | 2 +-
llvm/test/MC/AArch64/SVE2/srsra.s | 2 +-
llvm/test/MC/AArch64/SVE2/sshllb.s | 2 +-
llvm/test/MC/AArch64/SVE2/sshllt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssra.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublbt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssublt.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubltb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ssubwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1b.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1d.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1h.s | 2 +-
llvm/test/MC/AArch64/SVE2/stnt1w.s | 2 +-
llvm/test/MC/AArch64/SVE2/subhnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/subhnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/suqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/tbl.s | 2 +-
llvm/test/MC/AArch64/SVE2/tbx.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaba.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabdlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uabdlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uadalp.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddlb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddlt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uaddwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/uhsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/umaxp.s | 2 +-
llvm/test/MC/AArch64/SVE2/uminp.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlalb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlalt.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlslb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umlslt.s | 2 +-
llvm/test/MC/AArch64/SVE2/umulh.s | 2 +-
llvm/test/MC/AArch64/SVE2/umullb.s | 2 +-
llvm/test/MC/AArch64/SVE2/umullt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqrshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshrnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqshrnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqsub.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqsubr.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqxtnb.s | 2 +-
llvm/test/MC/AArch64/SVE2/uqxtnt.s | 2 +-
llvm/test/MC/AArch64/SVE2/urecpe.s | 2 +-
llvm/test/MC/AArch64/SVE2/urhadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshl.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshlr.s | 2 +-
llvm/test/MC/AArch64/SVE2/urshr.s | 2 +-
llvm/test/MC/AArch64/SVE2/ursqrte.s | 2 +-
llvm/test/MC/AArch64/SVE2/ursra.s | 2 +-
llvm/test/MC/AArch64/SVE2/ushllb.s | 2 +-
llvm/test/MC/AArch64/SVE2/ushllt.s | 2 +-
llvm/test/MC/AArch64/SVE2/usqadd.s | 2 +-
llvm/test/MC/AArch64/SVE2/usra.s | 2 +-
llvm/test/MC/AArch64/SVE2/usublb.s | 2 +-
llvm/test/MC/AArch64/SVE2/usublt.s | 2 +-
llvm/test/MC/AArch64/SVE2/usubwb.s | 2 +-
llvm/test/MC/AArch64/SVE2/usubwt.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilege.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilegt.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilehi.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilehs.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilerw.s | 2 +-
llvm/test/MC/AArch64/SVE2/whilewr.s | 2 +-
llvm/test/MC/AArch64/SVE2/xar.s | 2 +-
llvm/test/MC/AArch64/adrp-annotation.s | 2 +-
llvm/test/MC/AArch64/arm32-elf-relocs.s | 2 +-
.../MC/AArch64/arm64-compact-unwind-fallback.s | 2 +-
llvm/test/MC/AArch64/arm64-elf-relocs.s | 2 +-
llvm/test/MC/AArch64/arm64-leaf-compact-unwind.s | 2 +-
llvm/test/MC/AArch64/coff-relocations.s | 2 +-
llvm/test/MC/AArch64/darwin-reloc-addsubimm.s | 2 +-
llvm/test/MC/AArch64/elf-reloc-addsubimm.s | 2 +-
llvm/test/MC/AArch64/optional-hash.s | 2 +-
llvm/test/MC/AMDGPU/branch-comment.s | 2 +-
llvm/test/MC/AMDGPU/data.s | 2 +-
llvm/test/MC/AMDGPU/labels-branch-gfx9.s | 2 +-
llvm/test/MC/AMDGPU/labels-branch.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_once.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_one_and_one.s | 2 +-
llvm/test/MC/AMDGPU/offsetbug_twice.s | 2 +-
llvm/test/MC/AMDGPU/s_endpgm.s | 2 +-
.../test/MC/ARM/AlignedBundling/group-bundle-arm.s | 2 +-
.../ARM/AlignedBundling/pad-align-to-bundle-end.s | 2 +-
.../test/MC/ARM/AlignedBundling/subtarget-change.s | 2 +-
llvm/test/MC/ARM/Windows/mov32t-range.s | 2 +-
llvm/test/MC/ARM/align_arm_2_thumb.s | 4 +-
llvm/test/MC/ARM/align_thumb_2_arm.s | 4 +-
llvm/test/MC/ARM/aligned-blx.s | 2 +-
llvm/test/MC/ARM/arm-memory-instructions.s | 6 +
llvm/test/MC/ARM/assembler-fill.s | 2 +-
llvm/test/MC/ARM/branch-disassemble.s | 4 +-
llvm/test/MC/ARM/cmp-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/cmp-immediate-fixup2.s | 2 +-
llvm/test/MC/ARM/coff-relocations.s | 2 +-
.../MC/ARM/dwarf-asm-multiple-sections-dwarf-2.s | 2 +-
llvm/test/MC/ARM/dwarf-asm-no-code.s | 4 +-
llvm/test/MC/ARM/dwarf-asm-nonstandard-section.s | 2 +-
llvm/test/MC/ARM/dwarf-asm-single-section.s | 2 +-
llvm/test/MC/ARM/ehabi-personality-abs.s | 2 +-
llvm/test/MC/ARM/elf-movt.s | 4 +-
llvm/test/MC/ARM/fixup-cpu-mode.s | 2 +-
llvm/test/MC/ARM/inst-directive-other.s | 4 +-
llvm/test/MC/ARM/macho-reloc-thumb-local.s | 2 +-
llvm/test/MC/ARM/macho-word-reloc-thumb.s | 2 +-
llvm/test/MC/ARM/modified-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/symbol-variants.s | 4 +-
llvm/test/MC/ARM/t2-modified-immediate-fixup.s | 2 +-
llvm/test/MC/ARM/thumb-cb-thumbfunc.s | 2 +-
llvm/test/MC/ARM/thumb1-relax-bcc.s | 2 +-
llvm/test/MC/ARM/thumb1-relax-br.s | 4 +-
llvm/test/MC/ARM/thumb2-cbn-to-next-inst.s | 2 +-
llvm/test/MC/ARM/tls-directives.s | 2 +-
llvm/test/MC/AVR/dwarf-asm-no-code.s | 4 +-
llvm/test/MC/AVR/inst-adc.s | 2 +-
llvm/test/MC/AVR/inst-add.s | 2 +-
llvm/test/MC/AVR/inst-adiw.s | 2 +-
llvm/test/MC/AVR/inst-and.s | 2 +-
llvm/test/MC/AVR/inst-andi.s | 2 +-
llvm/test/MC/AVR/inst-bld.s | 2 +-
llvm/test/MC/AVR/inst-break.s | 2 +-
llvm/test/MC/AVR/inst-bst.s | 2 +-
llvm/test/MC/AVR/inst-cbr.s | 2 +-
llvm/test/MC/AVR/inst-clr.s | 2 +-
llvm/test/MC/AVR/inst-cp.s | 2 +-
llvm/test/MC/AVR/inst-cpc.s | 2 +-
llvm/test/MC/AVR/inst-cpi.s | 2 +-
llvm/test/MC/AVR/inst-cpse.s | 2 +-
llvm/test/MC/AVR/inst-des.s | 2 +-
llvm/test/MC/AVR/inst-eicall.s | 2 +-
llvm/test/MC/AVR/inst-eijmp.s | 2 +-
llvm/test/MC/AVR/inst-eor.s | 2 +-
llvm/test/MC/AVR/inst-family-set-clr-flag.s | 2 +-
llvm/test/MC/AVR/inst-icall.s | 2 +-
llvm/test/MC/AVR/inst-ijmp.s | 2 +-
llvm/test/MC/AVR/inst-ldi.s | 2 +-
llvm/test/MC/AVR/inst-lsl.s | 2 +-
llvm/test/MC/AVR/inst-mov.s | 2 +-
llvm/test/MC/AVR/inst-nop.s | 2 +-
llvm/test/MC/AVR/inst-or.s | 2 +-
llvm/test/MC/AVR/inst-ori.s | 2 +-
llvm/test/MC/AVR/inst-ret.s | 2 +-
llvm/test/MC/AVR/inst-reti.s | 2 +-
llvm/test/MC/AVR/inst-rol.s | 2 +-
llvm/test/MC/AVR/inst-sbc.s | 2 +-
llvm/test/MC/AVR/inst-sbci.s | 2 +-
llvm/test/MC/AVR/inst-sbiw.s | 2 +-
llvm/test/MC/AVR/inst-sbr.s | 2 +-
llvm/test/MC/AVR/inst-ser.s | 2 +-
llvm/test/MC/AVR/inst-sleep.s | 2 +-
llvm/test/MC/AVR/inst-sub.s | 2 +-
llvm/test/MC/AVR/inst-subi.s | 2 +-
llvm/test/MC/AVR/inst-tst.s | 2 +-
llvm/test/MC/AVR/inst-wdr.s | 2 +-
llvm/test/MC/AVR/relocations-abs.s | 2 +-
llvm/test/MC/AsmParser/directive_fill_2.s | 2 +-
llvm/test/MC/AsmParser/non-english-characters.s | 2 +-
llvm/test/MC/BPF/insn-unit-32.s | 2 +-
llvm/test/MC/BPF/insn-unit.s | 2 +-
llvm/test/MC/BPF/load-store-32.s | 2 +-
llvm/test/MC/COFF/weak-alias-local.s | 2 +-
llvm/test/MC/COFF/weak-name.s | 35 +
llvm/test/MC/COFF/weak-val.s | 2 +-
llvm/test/MC/COFF/weak.s | 4 +-
llvm/test/MC/Disassembler/ARM/mve-lol.txt | 2 +-
llvm/test/MC/ELF/empty.s | 4 +-
llvm/test/MC/ELF/relax-all-flag.s | 4 +-
llvm/test/MC/ELF/relocation-386.s | 4 +-
llvm/test/MC/Hexagon/J2_trap1_dep.s | 4 +-
llvm/test/MC/Hexagon/align.s | 2 +-
llvm/test/MC/Hexagon/basic.ll | 2 +-
llvm/test/MC/Hexagon/cmpyrw.s | 2 +-
llvm/test/MC/Hexagon/extensions/v67_hvx.s | 2 +-
llvm/test/MC/Hexagon/extensions/v67t_audio.s | 2 +-
llvm/test/MC/Hexagon/hvx-double-implies-hvx.s | 2 +-
llvm/test/MC/Hexagon/hvx-swapped-regpairs.s | 2 +-
llvm/test/MC/Hexagon/quad_regs.s | 2 +-
llvm/test/MC/Hexagon/smallcore_dis.s | 4 +-
llvm/test/MC/Hexagon/v60-alu.s | 2 +-
llvm/test/MC/Hexagon/v60-misc.s | 2 +-
llvm/test/MC/Hexagon/v60-permute.s | 2 +-
llvm/test/MC/Hexagon/v60-shift.s | 2 +-
llvm/test/MC/Hexagon/v60-vcmp.s | 2 +-
llvm/test/MC/Hexagon/v60-vmem.s | 2 +-
llvm/test/MC/Hexagon/v60-vmpy-acc.s | 2 +-
llvm/test/MC/Hexagon/v60-vmpy1.s | 2 +-
llvm/test/MC/Hexagon/v60lookup.s | 2 +-
llvm/test/MC/Hexagon/v62_all.s | 2 +-
llvm/test/MC/Hexagon/v62_jumps.s | 2 +-
llvm/test/MC/Hexagon/v62a.s | 2 +-
llvm/test/MC/Hexagon/v65_all.s | 2 +-
llvm/test/MC/Hexagon/v66.s | 2 +-
llvm/test/MC/Hexagon/v67.s | 2 +-
llvm/test/MC/Hexagon/v67_all.s | 2 +-
llvm/test/MC/Hexagon/z-instructions.s | 2 +-
llvm/test/MC/MSP430/opcode.s | 2 +-
llvm/test/MC/MachO/ARM/compact-unwind-armv7k.s | 2 +-
.../MC/MachO/ARM/llvm-objdump-macho-stripped.s | 2 +-
llvm/test/MC/MachO/ARM/llvm-objdump-macho.s | 2 +-
llvm/test/MC/MachO/ARM/no-tls-assert.ll | 2 +-
llvm/test/MC/MachO/darwin-sdk-version.ll | 2 +-
.../MC/MachO/darwin-version-min-load-command.s | 12 +-
llvm/test/MC/Mips/cfi-encoding.s | 6 +-
llvm/test/MC/Mips/cpload.s | 6 +-
llvm/test/MC/Mips/cplocal.s | 4 +-
llvm/test/MC/Mips/cprestore-noreorder-noat.s | 4 +-
llvm/test/MC/Mips/cprestore-noreorder.s | 2 +-
llvm/test/MC/Mips/cprestore-reorder.s | 2 +-
llvm/test/MC/Mips/cpsetup.s | 2 +-
llvm/test/MC/Mips/expansion-j-sym-pic.s | 6 +-
llvm/test/MC/Mips/expansion-jal-sym-pic.s | 12 +-
llvm/test/MC/Mips/higher-highest-addressing.s | 2 +-
llvm/test/MC/Mips/hilo-addressing.s | 2 +-
llvm/test/MC/Mips/micromips-neg-offset.s | 2 +-
.../test/MC/Mips/mips1/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips1/invalid-mips5.s | 2 +
.../test/MC/Mips/mips2/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips2/invalid-mips5.s | 2 +
.../test/MC/Mips/mips3/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips3/invalid-mips5.s | 2 +
llvm/test/MC/Mips/mips3d/valid.s | 7 +
.../test/MC/Mips/mips4/invalid-mips5-wrong-error.s | 2 -
llvm/test/MC/Mips/mips4/invalid-mips5.s | 4 +-
llvm/test/MC/Mips/mips64extins.s | 2 +-
llvm/test/MC/Mips/mips64r2/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r2/valid.s | 6 +
llvm/test/MC/Mips/mips64r3/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r3/valid.s | 4 +
llvm/test/MC/Mips/mips64r5/valid-xfail.s | 2 -
llvm/test/MC/Mips/mips64r5/valid.s | 4 +
.../MC/Mips/mips64r6/invalid-mips5-wrong-error.s | 3 -
llvm/test/MC/Mips/mips64r6/invalid-mips5.s | 6 +
llvm/test/MC/Mips/mips64shift.ll | 4 +-
llvm/test/MC/Mips/mips_gprel16.s | 4 +-
llvm/test/MC/Mips/nacl-mask.s | 2 +-
llvm/test/MC/Mips/sext_64_32.ll | 2 +-
llvm/test/MC/PowerPC/ppc64-prefix-align-labels.s | 4 +-
llvm/test/MC/PowerPC/ppc64-prefix-align.s | 4 +-
llvm/test/MC/RISCV/cnop.s | 2 +-
llvm/test/MC/RISCV/compress-cjal.s | 4 +-
llvm/test/MC/RISCV/compress-rv32d.s | 8 +-
llvm/test/MC/RISCV/compress-rv32f.s | 4 +-
llvm/test/MC/RISCV/compress-rv32i.s | 8 +-
llvm/test/MC/RISCV/compress-rv64i.s | 4 +-
llvm/test/MC/RISCV/csr-aliases.s | 24 +-
llvm/test/MC/RISCV/elf-header.s | 4 +-
llvm/test/MC/RISCV/fixups-compressed.s | 2 +-
llvm/test/MC/RISCV/function-call.s | 2 +-
llvm/test/MC/RISCV/hilo-constaddr-expr.s | 4 +-
llvm/test/MC/RISCV/hilo-constaddr.s | 2 +-
llvm/test/MC/RISCV/numeric-reg-names-d.s | 2 +-
llvm/test/MC/RISCV/numeric-reg-names-f.s | 2 +-
llvm/test/MC/RISCV/option-mix.s | 8 +-
llvm/test/MC/RISCV/option-pushpop.s | 4 +-
llvm/test/MC/RISCV/option-rvc.s | 8 +-
llvm/test/MC/RISCV/pseudo-jump.s | 2 +-
llvm/test/MC/RISCV/rv32-relaxation.s | 4 +-
llvm/test/MC/RISCV/rv32a-valid.s | 4 +-
llvm/test/MC/RISCV/rv32c-only-valid.s | 2 +-
llvm/test/MC/RISCV/rv32c-valid.s | 4 +-
llvm/test/MC/RISCV/rv32d-valid.s | 4 +-
llvm/test/MC/RISCV/rv32dc-valid.s | 2 +-
llvm/test/MC/RISCV/rv32e-invalid.s | 2 +-
llvm/test/MC/RISCV/rv32f-valid.s | 4 +-
llvm/test/MC/RISCV/rv32fc-aliases-valid.s | 2 +-
llvm/test/MC/RISCV/rv32fc-valid.s | 2 +-
llvm/test/MC/RISCV/rv32m-valid.s | 4 +-
llvm/test/MC/RISCV/rv64-relaxation.s | 4 +-
llvm/test/MC/RISCV/rv64a-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64a-valid.s | 2 +-
llvm/test/MC/RISCV/rv64c-valid.s | 2 +-
llvm/test/MC/RISCV/rv64d-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64d-valid.s | 2 +-
llvm/test/MC/RISCV/rv64dc-valid.s | 2 +-
llvm/test/MC/RISCV/rv64f-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rv64f-valid.s | 2 +-
llvm/test/MC/RISCV/rv64m-valid.s | 2 +-
llvm/test/MC/RISCV/rva-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvd-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvdc-aliases-valid.s | 4 +-
llvm/test/MC/RISCV/rvf-aliases-valid.s | 8 +-
llvm/test/MC/RISCV/rvf-user-csr-names.s | 4 +-
llvm/test/MC/RISCV/tail-call.s | 4 +-
llvm/test/MC/Sparc/sparc-relocations.s | 2 +-
llvm/test/MC/SystemZ/directive-insn.s | 2 +-
llvm/test/MC/WebAssembly/objdump.s | 2 +-
llvm/test/MC/WebAssembly/simd-encodings.s | 18 +
.../autogen-inst-offset-align-to-end.s | 2 +-
.../AlignedBundling/autogen-inst-offset-padding.s | 2 +-
.../MC/X86/AlignedBundling/different-sections.s | 4 +-
llvm/test/MC/X86/AlignedBundling/labeloffset.s | 6 +-
llvm/test/MC/X86/AlignedBundling/long-nop-pad.s | 4 +-
.../X86/AlignedBundling/misaligned-bundle-group.s | 4 +-
.../MC/X86/AlignedBundling/misaligned-bundle.s | 4 +-
llvm/test/MC/X86/AlignedBundling/nesting.s | 4 +-
.../X86/AlignedBundling/pad-align-to-bundle-end.s | 4 +-
.../MC/X86/AlignedBundling/pad-bundle-groups.s | 4 +-
.../MC/X86/AlignedBundling/relax-at-bundle-end.s | 4 +-
.../MC/X86/AlignedBundling/relax-in-bundle-group.s | 4 +-
llvm/test/MC/X86/AlignedBundling/rodata-section.s | 4 +-
.../MC/X86/AlignedBundling/single-inst-bundling.s | 4 +-
llvm/test/MC/X86/Inputs/align-branch-64-1.s | 43 -
llvm/test/MC/X86/Inputs/align-branch-64-2.s | 27 -
llvm/test/MC/X86/align-branch-32-1a.s | 38 -
llvm/test/MC/X86/align-branch-32-work.s | 15 +
llvm/test/MC/X86/align-branch-64-1a.s | 43 -
llvm/test/MC/X86/align-branch-64-1b.s | 32 -
llvm/test/MC/X86/align-branch-64-1c.s | 31 -
llvm/test/MC/X86/align-branch-64-1d.s | 38 -
llvm/test/MC/X86/align-branch-64-2a.s | 17 -
llvm/test/MC/X86/align-branch-64-2b.s | 17 -
llvm/test/MC/X86/align-branch-64-2c.s | 19 -
llvm/test/MC/X86/align-branch-64-3a.s | 41 -
llvm/test/MC/X86/align-branch-64-4a.s | 33 -
llvm/test/MC/X86/align-branch-64-5a.s | 43 -
llvm/test/MC/X86/align-branch-64-6a.s | 50 -
llvm/test/MC/X86/align-branch-64-align.s | 26 +
.../{align-branch-64.s => align-branch-64-basic.s} | 0
...ign-branch-64-7a.s => align-branch-64-bundle.s} | 0
llvm/test/MC/X86/align-branch-64-fused.s | 42 +
llvm/test/MC/X86/align-branch-64-general.s | 49 +
llvm/test/MC/X86/align-branch-64-hardcode.s | 32 +
llvm/test/MC/X86/align-branch-64-mixed.s | 51 +
llvm/test/MC/X86/align-branch-64-necessary.s | 54 +
llvm/test/MC/X86/align-branch-64-negative.s | 26 +-
llvm/test/MC/X86/align-branch-64-prefix.s | 76 +
llvm/test/MC/X86/align-branch-64-relax-all.s | 42 +
llvm/test/MC/X86/align-branch-64-section-size.s | 20 +
llvm/test/MC/X86/align-branch-64-single.s | 93 +
.../X86/align-branch-boundary-default.s | 0
llvm/test/MC/X86/align-branch-variant-symbol.s | 57 +
llvm/test/MC/X86/align-via-padding.s | 76 +
llvm/test/MC/X86/align-via-relaxation.s | 11 +-
llvm/test/MC/X86/compact-unwind.s | 2 +-
llvm/test/MC/X86/data-prefix16.s | 2 +-
llvm/test/MC/X86/data-prefix32.s | 2 +-
llvm/test/MC/X86/data-prefix64.s | 2 +-
llvm/test/MC/X86/faultmap-section-parsing.s | 2 +-
llvm/test/MC/X86/prefix-padding-32.s | 50 +
llvm/test/MC/X86/prefix-padding-64.s | 53 +
llvm/test/MC/X86/relax-offset.s | 13 +
llvm/test/MC/X86/return-column.s | 2 +-
llvm/test/MC/X86/tlsdesc-32.s | 2 +-
llvm/test/MC/X86/tlsdesc-64.s | 2 +-
llvm/test/MC/X86/x86-branch-relaxation.s | 4 +-
llvm/test/MC/X86/x86_long_nop.s | 44 +-
.../Object/AArch64/yaml2obj-elf-aarch64-rel.yaml | 1 -
llvm/test/Object/AMDGPU/elf32-unknown.yaml | 2 +-
llvm/test/Object/AMDGPU/elf64-unknown.yaml | 2 +-
llvm/test/Object/AMDGPU/objdump.s | 2 +-
llvm/test/Object/ARM/macho-data-in-code.test | 2 +-
llvm/test/Object/ARM/objdump-thumb.test | 2 +-
llvm/test/Object/Mips/feature.test | 2 +-
llvm/test/Object/X86/macho-text-sections.test | 2 +-
.../objdump-disassembly-inline-relocations.test | 4 +-
llvm/test/Object/X86/objdump-trivial-object.test | 4 +-
llvm/test/Object/elf-invalid-phdr.test | 2 +-
llvm/test/Object/invalid-alignment.test | 2 +-
llvm/test/Object/invalid.test | 4 +-
llvm/test/Object/macho-invalid.test | 286 +-
llvm/test/Object/obj2yaml.test | 3 -
.../Object/objc-swift-mixed-imageinfo-macho.ll | 46 +
llvm/test/Object/objdump-export-list.test | 2 +-
llvm/test/Object/objdump-relocations.test | 4 +-
llvm/test/Object/objdump-section-content.test | 4 +-
llvm/test/Object/objdump-symbol-table.test | 2 +-
llvm/test/ObjectYAML/CodeView/sections.yaml | 2 +-
llvm/test/Other/opt-O2-pipeline.ll | 1 +
llvm/test/Other/opt-O3-pipeline.ll | 1 +
llvm/test/Other/opt-Os-pipeline.ll | 1 +
llvm/test/TableGen/AsmPredicateCombining.td | 104 +
llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 100 +
llvm/test/TableGen/AsmPredicateCondsEmission.td | 3 +-
llvm/test/ThinLTO/X86/devirt.ll | 17 +
llvm/test/ThinLTO/X86/empty-module.ll | 2 +-
.../IPConstantProp/openmp_parallel_for.ll | 2 +-
llvm/test/Transforms/Attributor/alwaysinline.ll | 90 +
.../Transforms/Attributor/dereferenceable-1.ll | 147 +
llvm/test/Transforms/Attributor/noalias.ll | 45 +
llvm/test/Transforms/Attributor/nonnull.ll | 12 +-
.../read_write_returned_arguments_scc.ll | 5 +-
.../Transforms/Attributor/undefined_behavior.ll | 24 +
llvm/test/Transforms/Attributor/willreturn.ll | 290 +-
.../Transforms/CodeGenPrepare/X86/freeze-cmp.ll | 109 +
.../CodeGenPrepare/X86/optimizeSelect-DT.ll | 3 +-
llvm/test/Transforms/CodeGenPrepare/X86/select.ll | 15 +-
llvm/test/Transforms/Coroutines/no-suspend.ll | 52 +
.../merge-range-and-undef.ll | 300 +
.../MSSA/memset-unknown-sizes.ll | 71 +
.../MSSA/multiblock-exceptions.ll | 1 -
.../DeadStoreElimination/MSSA/multiblock-loops.ll | 39 +-
.../MSSA/multiblock-memoryphis.ll | 41 +-
.../MSSA/multiblock-multipath.ll | 76 +
.../MSSA/multiblock-overlap.ll | 112 +
.../DeadStoreElimination/MSSA/multiblock-simple.ll | 105 +-
llvm/test/Transforms/ExpandMemCmp/X86/memcmp.ll | 558 +-
llvm/test/Transforms/GVN/PRE/volatile.ll | 143 +-
.../test/Transforms/Inline/arg-attr-propagation.ll | 48 +-
llvm/test/Transforms/Inline/noalias2.ll | 141 +-
llvm/test/Transforms/InstCombine/X86/x86-avx512.ll | 24 +-
.../InstCombine/X86/x86-vector-shifts.ll | 347 +
llvm/test/Transforms/InstCombine/add.ll | 263 +-
llvm/test/Transforms/InstCombine/add4.ll | 159 +-
llvm/test/Transforms/InstCombine/align-attr.ll | 18 +-
llvm/test/Transforms/InstCombine/all-bits-shift.ll | 24 +-
llvm/test/Transforms/InstCombine/assume.ll | 37 +-
llvm/test/Transforms/InstCombine/call-returned.ll | 51 +
llvm/test/Transforms/InstCombine/cos-1.ll | 2 +-
llvm/test/Transforms/InstCombine/ctpop-cttz.ll | 69 +
.../InstCombine/element-atomic-memintrins.ll | 19 +
.../Transforms/InstCombine/expensive-combines.ll | 2 +-
llvm/test/Transforms/InstCombine/fadd.ll | 24 +-
llvm/test/Transforms/InstCombine/fast-math.ll | 2 +-
llvm/test/Transforms/InstCombine/fdiv.ll | 6 +-
llvm/test/Transforms/InstCombine/fmul.ll | 16 +-
llvm/test/Transforms/InstCombine/fneg.ll | 12 +-
.../test/Transforms/InstCombine/fortify-folding.ll | 4 +-
llvm/test/Transforms/InstCombine/fpextend.ll | 2 +-
llvm/test/Transforms/InstCombine/fsub.ll | 36 +-
llvm/test/Transforms/InstCombine/gep-vector.ll | 21 +
llvm/test/Transforms/InstCombine/getelementptr.ll | 30 +
llvm/test/Transforms/InstCombine/known-bits.ll | 52 +
.../Transforms/InstCombine/known-signbit-shift.ll | 50 +
llvm/test/Transforms/InstCombine/maximum.ll | 8 +-
llvm/test/Transforms/InstCombine/maxnum.ll | 8 +-
llvm/test/Transforms/InstCombine/mem-gep-zidx.ll | 50 +-
llvm/test/Transforms/InstCombine/minimum.ll | 8 +-
llvm/test/Transforms/InstCombine/minnum.ll | 8 +-
.../Transforms/InstCombine/operand-complexity.ll | 6 +-
.../InstCombine/out-of-bounds-indexes.ll | 7 +-
llvm/test/Transforms/InstCombine/phi-shifts.ll | 5 +-
llvm/test/Transforms/InstCombine/pr44245.ll | 2 +-
llvm/test/Transforms/InstCombine/strcpy_chk-1.ll | 2 +-
llvm/test/Transforms/InstCombine/strncpy_chk-1.ll | 2 +-
.../Transforms/InstCombine/unlocked-stdio-mingw.ll | 23 -
llvm/test/Transforms/InstCombine/unlocked-stdio.ll | 224 -
llvm/test/Transforms/InstCombine/unused-nonnull.ll | 24 +-
llvm/test/Transforms/InstCombine/vec_shuffle.ll | 2 +-
.../Transforms/InstCombine/volatile_load_cast.ll | 59 +
llvm/test/Transforms/InstCombine/vscale_alloca.ll | 37 +
llvm/test/Transforms/InstSimplify/add-mask.ll | 79 +-
llvm/test/Transforms/InstSimplify/assume.ll | 6 +-
llvm/test/Transforms/InstSimplify/bitreverse.ll | 51 +-
llvm/test/Transforms/InstSimplify/bswap.ll | 57 +-
llvm/test/Transforms/InstSimplify/call.ll | 61 +
llvm/test/Transforms/InstSimplify/compare.ll | 119 +-
llvm/test/Transforms/InstSimplify/fp-nan.ll | 20 +-
llvm/test/Transforms/InstSimplify/fp-undef.ll | 74 +-
llvm/test/Transforms/InstSimplify/gep.ll | 66 +
llvm/test/Transforms/InstSimplify/or.ll | 108 +-
.../Transforms/InstSimplify/shift-knownbits.ll | 44 +-
llvm/test/Transforms/InstSimplify/vscale.ll | 145 +
.../JumpThreading/PR44611-across-header-hang.ll | 22 +
llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 +
llvm/test/Transforms/JumpThreading/select.ll | 28 +
.../Transforms/LoopInterchange/lcssa-preheader.ll | 103 +
.../PowerPC/p8-unrolling-legalize-vectors.ll | 198 +-
.../LoopUnroll/wrong_assert_in_peeling.ll | 110 +
.../LowerMatrixIntrinsics/remarks-inlining.ll | 166 +
.../Transforms/LowerMatrixIntrinsics/remarks.ll | 14 +-
.../MemCpyOpt/store-to-memset-is-nonzero-type.ll | 73 +
llvm/test/Transforms/MemCpyOpt/vscale-memset.ll | 115 +
.../Transforms/ObjCARC/contract-max-bb-size.ll | 17 -
llvm/test/Transforms/ObjCARC/rv.ll | 42 +-
llvm/test/Transforms/OpenMP/add_attributes.ll | 911 +
llvm/test/Transforms/Reassociate/cse-pairs.ll | 83 +
.../SCCP/binaryops-range-special-cases.ll | 97 +
llvm/test/Transforms/SCCP/float-phis.ll | 26 +
llvm/test/Transforms/SCCP/int-phis.ll | 61 +
llvm/test/Transforms/SCCP/ip-constant-ranges.ll | 11 +-
llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll | 134 +
llvm/test/Transforms/SCCP/ip-ranges-phis.ll | 215 +
llvm/test/Transforms/SCCP/ip-ranges-select.ll | 132 +
llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll | 195 +
llvm/test/Transforms/SCCP/phis.ll | 81 +
.../test/Transforms/SCCP/pr45185-range-predinfo.ll | 59 +
llvm/test/Transforms/SCCP/range-and-ip.ll | 47 +
llvm/test/Transforms/SCCP/range-and.ll | 427 +
.../Transforms/SCCP/resolvedundefsin-tracked-fn.ll | 9 +-
llvm/test/Transforms/SCCP/select.ll | 30 +-
llvm/test/Transforms/SCCP/vector-bitcast.ll | 3 +-
.../AArch64/accelerate-vector-functions.ll | 182 +
.../SLPVectorizer/AArch64/invalid_type.ll | 18 +
.../SLPVectorizer/AArch64/scalable-vector.ll | 25 +
llvm/test/Transforms/SLPVectorizer/X86/cttz.ll | 302 +-
llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 341 +
llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 341 +
.../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 22 +-
llvm/test/Transforms/SimplifyCFG/PR17073.ll | 43 +-
.../Transforms/SimplifyCFG/PowerPC/prefer-fma.ll | 103 +
.../Transforms/SimplifyCFG/callbr-destinations.ll | 28 +
llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 51 +-
llvm/test/Transforms/Util/assume-builder.ll | 66 -
.../Transforms/VectorCombine/X86/extract-binop.ll | 129 +-
.../Transforms/VectorCombine/X86/extract-cmp.ll | 40 +-
.../WholeProgramDevirt/virtual-const-prop-check.ll | 17 +
llvm/test/Verifier/assume-bundles.ll | 19 +
.../element-wise-atomic-memory-intrinsics.ll | 3 -
llvm/test/Verifier/vp-intrinsics.ll | 34 +
llvm/test/tools/dsymutil/Inputs/op-convert.ll | 2 +
.../tools/dsymutil/Inputs/op-convert.macho.x86_64 | Bin 2092 -> 2032 bytes
llvm/test/tools/dsymutil/X86/op-convert.test | 4 +
llvm/test/tools/gold/X86/thinlto.ll | 2 +-
llvm/test/tools/gold/X86/v1.16/wrap-2.ll | 2 +-
llvm/test/tools/llvm-ar/lto-kind-from-triple.test | 26 +
llvm/test/tools/llvm-dlltool/coff-weak-exports.def | 15 +
.../X86/debug_expr_convert_generic.s | 181 +
.../llvm-dwarfdump/X86/stats-dbg-callsite-info.ll | 2 +-
llvm/test/tools/llvm-dwp/X86/duplicate.test | 12 +-
llvm/test/tools/llvm-dwp/X86/gcc_type.test | 2 +-
llvm/test/tools/llvm-dwp/X86/invalid_cu_index.test | 2 +-
llvm/test/tools/llvm-dwp/X86/missing_tu_index.test | 2 +-
.../tools/llvm-elfabi/binary-read-add-soname.test | 2 -
llvm/test/tools/llvm-elfabi/binary-read-arch.test | 2 -
.../tools/llvm-elfabi/binary-read-bad-soname.test | 2 -
.../tools/llvm-elfabi/binary-read-bad-vaddr.test | 2 -
.../binary-read-neededlibs-bad-offset.test | 2 -
.../tools/llvm-elfabi/binary-read-neededlibs.test | 2 -
.../tools/llvm-elfabi/binary-read-no-dt-strsz.test | 2 -
.../llvm-elfabi/binary-read-no-dt-strtab.test | 2 -
.../llvm-elfabi/binary-read-replace-soname.test | 2 -
.../llvm-elfabi/binary-read-soname-no-null.test | 2 -
.../test/tools/llvm-elfabi/binary-read-soname.test | 2 -
llvm/test/tools/llvm-gsymutil/X86/elf-dwarf.yaml | 1 -
llvm/test/tools/llvm-locstats/locstats.ll | 6 +-
.../tools/llvm-objcopy/COFF/remove-section.test | 8 +-
.../llvm-objcopy/ELF/Inputs/partitions.elf.test | 1 -
llvm/test/tools/llvm-objcopy/ELF/add-symbol.test | 2 -
.../ELF/binary-first-seg-offset-zero.test | 1 -
.../llvm-objcopy/ELF/binary-output-target.test | 12 +-
llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 1 -
.../ELF/binary-remove-all-but-one.test | 1 -
.../tools/llvm-objcopy/ELF/binary-remove-end.test | 1 -
.../llvm-objcopy/ELF/binary-remove-middle.test | 1 -
.../ELF/check-addr-offset-align-binary.test | 2 -
.../llvm-objcopy/ELF/check-addr-offset-align.test | 2 -
.../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 +-
.../test/tools/llvm-objcopy/ELF/empty-section.test | 2 -
.../test/tools/llvm-objcopy/ELF/many-sections.test | 2 +-
.../tools/llvm-objcopy/ELF/marker-segment.test | 4 -
.../tools/llvm-objcopy/ELF/only-keep-debug.test | 10 +-
.../tools/llvm-objcopy/ELF/parent-loop-check.test | 2 -
.../ELF/preserve-segment-contents.test | 40 -
.../ELF/segment-shift-section-remove.test | 2 -
.../test/tools/llvm-objcopy/ELF/segment-shift.test | 2 -
.../tools/llvm-objcopy/ELF/two-seg-remove-end.test | 2 -
.../llvm-objcopy/ELF/two-seg-remove-first.test | 2 -
.../llvm-objcopy/ELF/two-seg-remove-third-sec.test | 2 -
.../tools/llvm-objdump/AArch64/arm64_32-fat.test | 7 -
llvm/test/tools/llvm-objdump/AArch64/arm64_32.s | 8 -
.../AArch64/mach-print-armv8crypto.test | 3 -
.../tools/llvm-objdump/AArch64/macho-arm64e.test | 6 -
.../llvm-objdump/AArch64/macho-fat-arm-disasm.test | 10 -
.../llvm-objdump/AArch64/macho-kextbundle.test | 9 -
.../llvm-objdump/AArch64/macho-link-opt-hints.test | 11 -
.../llvm-objdump/AArch64/macho-print-mrs.test | 3 -
.../AArch64/macho-print-thread-arm64_32.test | 19 -
.../llvm-objdump/AArch64/macho-print-thread.test | 19 -
.../AArch64/macho-symbolized-disassembly.test | 22 -
.../tools/llvm-objdump/AArch64/macho-zerofill.s | 9 -
llvm/test/tools/llvm-objdump/AArch64/plt.test | 60 -
.../test/tools/llvm-objdump/AMDGPU/source-lines.ll | 110 -
llvm/test/tools/llvm-objdump/ARM/it-nv.txt | 10 -
.../llvm-objdump/ARM/macho-arch-armv7m-flag.test | 5 -
.../llvm-objdump/ARM/macho-arm-and-thumb.test | 20 -
.../tools/llvm-objdump/ARM/macho-data-in-code.test | 16 -
.../tools/llvm-objdump/ARM/macho-mattr-arm.test | 5 -
.../tools/llvm-objdump/ARM/macho-mcpu-arm.test | 10 -
.../llvm-objdump/ARM/macho-private-headers.test | 358 -
.../ARM/macho-symbolized-disassembly.test | 8 -
llvm/test/tools/llvm-objdump/ARM/macho-v7m.test | 14 -
.../tools/llvm-objdump/ARM/mh_dylib_header.test | 7 -
llvm/test/tools/llvm-objdump/ARM/reg-names.s | 36 -
.../test/tools/llvm-objdump/ARM/unknown-instr.test | 28 -
llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s | 7 -
.../tools/llvm-objdump/ARM/v6-neg-subfeatures.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v6-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s | 10 -
.../tools/llvm-objdump/ARM/v7a-neg-subfeature.s | 44 -
llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s | 36 -
.../tools/llvm-objdump/ARM/v7m-neg-subfeatures.s | 18 -
llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s | 10 -
llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s | 26 -
llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s | 9 -
llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s | 12 -
.../{ => COFF}/Inputs/eh_frame-coff.yaml | 0
.../{ => COFF}/Inputs/export.dll.coff-i386 | Bin
.../{ => COFF}/Inputs/file-aux-record.yaml | 0
.../{ => COFF}/Inputs/file.obj.coff-arm | Bin
.../{ => COFF}/Inputs/large-bss.obj.coff-i386 | Bin
.../llvm-objdump/{ => COFF}/Inputs/library.lib | Bin
.../{ => COFF}/Inputs/many-relocs.obj-i386 | Bin
.../{ => COFF}/Inputs/nop.exe.coff-i386 | Bin
.../{ => COFF}/Inputs/tls.exe.coff-x86_64 | Bin
.../Inputs/win64-unwind.exe.coff-x86_64.asm | 0
.../Inputs/win64-unwind.exe.coff-x86_64.exe | Bin
.../Inputs/win64-unwind.exe.coff-x86_64.obj | Bin
llvm/test/tools/llvm-objdump/COFF/eh_frame.test | 28 +
.../test/tools/llvm-objdump/COFF/file-headers.test | 14 +
.../{coff-file.test => COFF/file.test} | 0
.../{ => COFF}/hex-relocation-addr.test | 0
.../import-library.test} | 0
.../{coff-large-bss.test => COFF/large-bss.test} | 0
.../many-relocs.test} | 0
.../non-null-terminated-file.test} | 0
.../private-headers.test} | 0
.../llvm-objdump/{ => COFF}/win64-unwind-data.test | 0
.../{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 | Bin
.../AArch64/elf-aarch64-mapping-symbols.test | 0
.../llvm-objdump/{ => ELF}/AArch64/lit.local.cfg | 0
llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test | 60 +
.../{ => ELF}/AMDGPU/Inputs/source-lines.cl | 0
.../llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg | 0
.../tools/llvm-objdump/ELF/AMDGPU/source-lines.ll | 110 +
.../{ => ELF}/ARM/disassemble-code-data-mix.s | 0
.../{ => ELF}/ARM/invalid-instruction.s | 0
.../llvm-objdump/ELF}/ARM/lit.local.cfg | 0
llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s | 36 +
.../tools/llvm-objdump/ELF/ARM/unknown-instr.test | 28 +
llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s | 10 +
.../test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s | 10 +
.../tools/llvm-objdump/ELF/ARM/v5tej-subarch.s | 7 +
.../llvm-objdump/ELF/ARM/v6-neg-subfeatures.s | 10 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s | 9 +
.../tools/llvm-objdump/ELF/ARM/v6-subfeatures.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s | 9 +
.../test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s | 10 +
.../llvm-objdump/ELF/ARM/v7a-neg-subfeature.s | 44 +
.../tools/llvm-objdump/ELF/ARM/v7a-subfeature.s | 36 +
.../llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s | 18 +
llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s | 10 +
.../tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s | 26 +
.../llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s | 0
llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s | 9 +
llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s | 12 +
.../Hexagon/Inputs/source-interleave-hexagon.c | 0
.../llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg | 0
.../{ => ELF}/Hexagon/source-interleave-hexagon.ll | 0
.../Inputs/call-absolute-symbol.elf-x86_64 | Bin
.../{ => ELF}/Inputs/proc-specific-section-elf | Bin
.../{ => ELF}/Mips/disassemble-all.test | 0
.../llvm-objdump/{ => ELF}/Mips/lit.local.cfg | 0
.../llvm-objdump/{ => ELF}/PowerPC/branch-offset.s | 0
.../llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg | 0
.../llvm-objdump/ELF/call-absolute-symbol.test | 3 +
.../dynamic-section-machine-specific.test} | 0
.../dynamic-section.test} | 0
llvm/test/tools/llvm-objdump/ELF/file-headers.test | 31 +
.../proc-specific-section.test} | 0
.../pt-gnu-property.test} | 0
.../{relocations-elf.test => ELF/relocations.test} | 0
llvm/test/tools/llvm-objdump/ELF/symbol-table.test | 148 +
.../symbol-visibility.test} | 0
.../{verdef-elf.test => ELF/verdef.test} | 0
.../{verneed-elf.test => ELF/verneed.test} | 0
.../tools/llvm-objdump/Inputs/common-symbol-elf | Bin 598 -> 0 bytes
.../AArch64/Inputs/ObjC.exe.macho-aarch64 | Bin
.../AArch64/Inputs/ObjC.obj.macho-aarch64 | Bin
.../{ => MachO}/AArch64/Inputs/arm64_32-fat.o | Bin
.../{ => MachO}/AArch64/Inputs/arm64e.macho.yaml | 0
.../AArch64/Inputs/fat.macho-armv7s-arm64 | Bin
.../AArch64/Inputs/hello.exe.macho-aarch64 | Bin
.../AArch64/Inputs/hello.obj.macho-aarch64 | Bin
.../AArch64/Inputs/kextbundle.macho-aarch64 | Bin
.../AArch64/Inputs/link-opt-hints.macho-aarch64 | Bin
.../Inputs/print-armv8crypto.obj.macho-aarch64 | Bin
.../AArch64/Inputs/print-mrs.obj.macho-aarch64 | Bin
.../AArch64/Inputs/reloc-addend.obj.macho-aarch64 | Bin
.../AArch64/Inputs/thread.macho-aarch64 | Bin
.../AArch64/Inputs/thread.macho-arm64_32 | Bin
.../llvm-objdump/MachO/AArch64/arm64_32-fat.test | 7 +
.../tools/llvm-objdump/MachO/AArch64/arm64_32.s | 8 +
.../llvm-objdump/MachO}/AArch64/lit.local.cfg | 0
.../MachO/AArch64/mach-print-armv8crypto.test | 3 +
.../llvm-objdump/MachO/AArch64/macho-arm64e.test | 6 +
.../MachO/AArch64/macho-fat-arm-disasm.test | 10 +
.../MachO/AArch64/macho-kextbundle.test | 9 +
.../MachO/AArch64/macho-link-opt-hints.test | 11 +
.../MachO/AArch64/macho-print-mrs.test | 3 +
.../MachO/AArch64/macho-print-thread-arm64_32.test | 19 +
.../MachO/AArch64/macho-print-thread.test | 19 +
.../{ => MachO}/AArch64/macho-private-headers.test | 0
.../{ => MachO}/AArch64/macho-reloc-addend.test | 0
.../AArch64/macho-symbolized-disassembly.test | 22 +
.../llvm-objdump/MachO/AArch64/macho-zerofill.s | 9 +
.../{ => MachO}/AArch64/pc-rel-targets.test | 0
.../{ => MachO}/ARM/Inputs/data-in-code.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/divs.macho-armv7s | Bin
.../{ => MachO}/ARM/Inputs/fat-armv7m.o | Bin
.../{ => MachO}/ARM/Inputs/hello.exe.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/hello.obj.macho-arm | Bin
.../llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o | Bin
.../ARM/Inputs/mh_dylib_header.macho-arm | Bin
.../ARM/Inputs/reloc-half.obj.macho-arm | Bin
.../{ => MachO}/ARM/Inputs/thumb.armv7m | Bin
.../llvm-objdump/MachO/ARM/arch-armv7m-flag.test | 5 +
.../llvm-objdump/MachO/ARM/arm-and-thumb.test | 20 +
.../tools/llvm-objdump/MachO/ARM/data-in-code.test | 16 +
llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt | 10 +
.../llvm-objdump/MachO}/ARM/lit.local.cfg | 0
.../tools/llvm-objdump/MachO/ARM/mattr-arm.test | 5 +
.../tools/llvm-objdump/MachO/ARM/mcpu-arm.test | 10 +
.../llvm-objdump/MachO/ARM/mh_dylib_header.test | 7 +
.../ARM/nomcpu-armv7s.test} | 0
.../llvm-objdump/MachO/ARM/private-headers.test | 358 +
.../ARM/reloc-half.test} | 0
.../MachO/ARM/symbolized-disassembly.test | 8 +
.../ARM/symbolized-subtractor.test} | 0
llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test | 14 +
.../{ => MachO}/Inputs/LLVM-bundle.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 | Bin
.../Inputs/Objc1.32bit.exe.macho-i386 | Bin
.../Inputs/Objc1.32bit.obj.macho-i386 | Bin
.../Inputs/Objc2.32bit.exe.macho-i386 | Bin
.../Inputs/Objc2.32bit.obj.macho-i386 | Bin
.../Inputs/Objc2.64bit.exe.macho-x86_64 | Bin
.../Inputs/Objc2.64bit.obj.dylib-x86_64 | Bin
.../Inputs/Objc2.64bit.obj.macho-x86_64 | Bin
.../{ => MachO}/Inputs/bad-ordinal.macho-x86_64 | Bin
.../{ => MachO}/Inputs/bind.macho-x86_64 | Bin
.../{ => MachO}/Inputs/bind2.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/codesig.macho-x86_64 | Bin
.../{ => MachO}/Inputs/compact-unwind.macho-i386 | Bin
.../{ => MachO}/Inputs/compact-unwind.macho-x86_64 | Bin
.../Inputs/dylibLoadKinds.macho-x86_64 | Bin
.../Inputs/dylibModInit.macho-x86_64 | Bin
.../Inputs/dylibRoutines.macho-x86_64 | Bin
.../Inputs/dylibSubClient.macho-x86_64 | Bin
.../Inputs/dylibSubFramework.macho-x86_64 | Bin
.../Inputs/dylibSubLibrary.macho-x86_64 | Bin
.../Inputs/dylibSubUmbrella.macho-x86_64 | Bin
.../{ => MachO}/Inputs/eh_frame.macho-arm64 | Bin
.../{ => MachO}/Inputs/empty.macho-armv7 | Bin
.../{X86 => MachO}/Inputs/exeThread.macho-x86_64 | Bin
.../{ => MachO}/Inputs/exports-trie.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/hello-macho-fat | Bin
.../{X86 => MachO}/Inputs/hello-macho-fat.dwarf | Bin
.../{X86 => MachO}/Inputs/hello-macho-thin | Bin
.../{X86 => MachO}/Inputs/hello-macho-thin.dwarf | Bin
.../{X86 => MachO}/Inputs/hello.exe.macho-i386 | Bin
.../{X86 => MachO}/Inputs/hello.exe.macho-x86_64 | Bin
.../Inputs/hello.exe.stripped.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/hello.obj.macho-i386 | Bin
.../{X86 => MachO}/Inputs/hello.obj.macho-x86_64 | Bin
.../Inputs/hello_cpp.exe.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/kextbundle.macho-x86_64 | Bin
.../{ => MachO}/Inputs/lazy-bind.macho-x86_64 | Bin
.../Inputs/linkerOption.macho-x86_64 | Bin
.../Inputs/macho-bind-add-addr-imm-scaled | Bin
.../{ => MachO}/Inputs/macho-bind-add_addr_uleb | Bin
.../{ => MachO}/Inputs/macho-bind-bad-opcode-value | Bin
.../Inputs/macho-bind-bind-add-addr-uleb | Bin
.../Inputs/macho-bind-do-bind-no-segIndex | Bin
.../Inputs/macho-bind-dylib-ordinal-uleb | Bin
...macho-bind-dylib-ordinal-uleb-malformed-uleb128 | Bin
.../Inputs/macho-bind-dylib-ordinal-uleb-too-big | Bin
.../Inputs/macho-bind-dylib-special-imm | Bin
.../{ => MachO}/Inputs/macho-bind-seg-too-big | Bin
.../{ => MachO}/Inputs/macho-bind-segoff-too-big | Bin
.../{ => MachO}/Inputs/macho-bind-set-addend-sleb | Bin
.../{ => MachO}/Inputs/macho-bind-set-symbol | Bin
.../{ => MachO}/Inputs/macho-bind-set-type-imm | Bin
.../Inputs/macho-bind-uleb-times-skipping-uleb | Bin
.../Inputs/macho-disassemble-stab-x86_64 | Bin
.../Inputs/macho-do-bind-no-dylib-ordinal | Bin
.../{ => MachO}/Inputs/macho-do-bind-no-symbol | Bin
.../{ => MachO}/Inputs/macho-inconsistant-export | Bin
.../{X86 => MachO}/Inputs/macho-invalid-bind-entry | Bin
.../Inputs/macho-invalid-linker-command | Bin
.../Inputs/macho-invalid-reloc-section-index | Bin
.../Inputs/macho-invalid-symbol-indr | Bin
.../macho-invalid-symbol-indr-archive-universal | Bin
.../Inputs/macho-invalid-symbol-lib_ordinal | Bin
.../Inputs/macho-invalid-symbol-nsect | Bin
.../Inputs/macho-invalid-symbol-nsect-archive | Bin
.../Inputs/macho-invalid-symbol-strx | Bin
.../Inputs/macho-invalid-symbol-strx-universal | Bin
.../Inputs/macho-lazy-do-bind-add-addr-imm-scaled | Bin
.../macho-lazy-do-bind-uleb-times-skipping-uleb | Bin
.../Inputs/macho-lazy-do_bind_add_addr_uleb | Bin
.../{X86 => MachO}/Inputs/macho-multiple-text | Bin
.../{X86 => MachO}/Inputs/macho-preload-x86_64 | Bin
.../Inputs/macho-rebase-add-addr-imm-scaled | Bin
.../{ => MachO}/Inputs/macho-rebase-add-addr-uleb | Bin
.../Inputs/macho-rebase-add-addr-uleb-too-big | Bin
.../Inputs/macho-rebase-bad-opcode-value | Bin
.../{ => MachO}/Inputs/macho-rebase-imm-times | Bin
.../{ => MachO}/Inputs/macho-rebase-seg-too-big | Bin
.../{ => MachO}/Inputs/macho-rebase-segoff-too-big | Bin
.../{ => MachO}/Inputs/macho-rebase-set-type-imm | Bin
.../Inputs/macho-rebase-uleb-malformed-uleb128 | Bin
.../{ => MachO}/Inputs/macho-rebase-uleb-times | Bin
.../Inputs/macho-rebase-uleb-times-skipping-uleb | Bin
.../{ => MachO}/Inputs/macho-stabs-x86_64 | Bin
.../macho-trie-bad-export-info-malformed-uleb128 | Bin
...-trie-bad-export-info-malformed-uleb128_too_big | Bin
.../{ => MachO}/Inputs/macho-trie-bad-kind | Bin
.../Inputs/macho-trie-bad-library-ordinal | Bin
.../Inputs/macho-trie-children-count-byte | Bin
.../{ => MachO}/Inputs/macho-trie-edge-string-end | Bin
.../Inputs/macho-trie-export-info-size-too-big | Bin
.../{ => MachO}/Inputs/macho-trie-import-name-end | Bin
.../Inputs/macho-trie-import-name-start | Bin
.../{ => MachO}/Inputs/macho-trie-node-loop | Bin
.../{ => MachO}/Inputs/macho-trie-not-export-node | Bin
.../Inputs/macho-universal-archive.x86_64.i386 | Bin
.../Inputs/macho-universal.x86_64.i386 | Bin
.../Inputs/macho-universal64.x86_64.i386 | Bin
.../Inputs/macho-weak-bind-set-dylib-ordinal-imm | Bin
.../Inputs/macho-weak-bind-set-dylib-ordinal-uleb | Bin
.../Inputs/macho-weak-bind-set-dylib-special-imm | Bin
.../{ => MachO}/Inputs/malformed-macho.bin | Bin
.../Inputs/malformed-machos/00000031.a | Bin
.../Inputs/malformed-machos/mem-crup-0001.macho | Bin
.../Inputs/malformed-machos/mem-crup-0006.macho | Bin
.../Inputs/malformed-machos/mem-crup-0010.macho | Bin
.../Inputs/malformed-machos/mem-crup-0040.macho | Bin
.../Inputs/malformed-machos/mem-crup-0080.macho | Bin
.../Inputs/malformed-machos/mem-crup-0261.macho | Bin
.../Inputs/malformed-machos/mem-crup-0337.macho | Bin
.../Inputs/malformed-unwind.macho-x86_64 | Bin
.../Inputs/nofirst-symbol.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/note.macho-x86 | Bin
.../{X86 => MachO}/Inputs/objModInit.macho-x86_64 | Bin
.../{ => MachO}/Inputs/rebase.macho-x86_64 | Bin
.../{ => MachO}/Inputs/section.macho-armv7 | Bin
.../{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 | Bin
.../Inputs/stubbed.dylib.macho-x86_64 | Bin
.../{X86 => MachO}/Inputs/thread.macho-i386 | Bin
.../Inputs/truncated-section.dylib.macho-x86_64 | Bin
.../Inputs/unwind-info-no-relocs.macho-x86_64 | Bin
.../{ => MachO}/Inputs/unwind-info.macho-arm64 | Bin
.../{ => MachO}/Inputs/unwind-info.macho-x86_64 | Bin
.../{ => MachO}/Inputs/weak-bind.macho-x86_64 | Bin
.../test/tools/llvm-objdump/MachO/LLVM-bundle.test | 60 +
.../tools/llvm-objdump/MachO/archive-headers.test | 28 +
llvm/test/tools/llvm-objdump/MachO/bad-bind.test | 101 +
.../bad-dysymtab.test} | 0
.../test/tools/llvm-objdump/MachO/bad-ordinal.test | 4 +
llvm/test/tools/llvm-objdump/MachO/bad-trie.test | 35 +
llvm/test/tools/llvm-objdump/MachO/bind.test | 10 +
llvm/test/tools/llvm-objdump/MachO/bind2.test | 5 +
.../tools/llvm-objdump/MachO/build-version.yaml | 57 +
.../llvm-objdump/MachO/compact-unwind-i386.test | 27 +
.../llvm-objdump/MachO/compact-unwind-x86_64.test | 27 +
.../tools/llvm-objdump/MachO/cstring-dump.test | 18 +
llvm/test/tools/llvm-objdump/MachO/data-in-code.ll | 45 +
.../llvm-objdump/MachO/dis-no-leading-addr.test | 24 +
.../test/tools/llvm-objdump/MachO/dis-symname.test | 25 +
.../tools/llvm-objdump/MachO/disassemble-all.test | 39 +
.../llvm-objdump/MachO/disassemble-g-dsym.test | 17 +
.../llvm-objdump/MachO/disassemble-kextbundle.test | 9 +
.../tools/llvm-objdump/MachO/disassemble-stab.test | 3 +
.../llvm-objdump/MachO/disassemble-stripped.test | 6 +
llvm/test/tools/llvm-objdump/MachO/dylib.test | 13 +
.../tools/llvm-objdump/MachO/eh_frame-arm64.test | 23 +
.../tools/llvm-objdump/MachO/exports-trie.test | 21 +
.../{X86 => MachO}/hex-displacement.test | 0
llvm/test/tools/llvm-objdump/MachO/image-info.test | 7 +
.../tools/llvm-objdump/MachO/indirect-symbols.test | 24 +
.../llvm-objdump/MachO/info-plist-nofollow.test | 10 +
llvm/test/tools/llvm-objdump/MachO/info-plist.test | 11 +
llvm/test/tools/llvm-objdump/MachO/lazy-bind.test | 7 +
.../X86 => tools/llvm-objdump/MachO}/lit.local.cfg | 0
.../llvm-objdump/MachO/literal-pointers-i386.test | 39 +
.../MachO/literal-pointers-x86_64.test | 40 +
llvm/test/tools/llvm-objdump/MachO/literals.test | 63 +
.../MachO/maccatalyst-build-version.yaml | 54 +
.../llvm-objdump/MachO/macho-objc-meta-data.test | 1101 +
.../tools/llvm-objdump/MachO/malformed-machos.test | 74 +
.../MachO/malformed-unwind-x86_64.test | 5 +
llvm/test/tools/llvm-objdump/MachO/malformed.test | 3 +
.../MachO/nofirst-symbol-disassembly.test | 8 +
.../tools/llvm-objdump/MachO/nontext-disasm.test | 9 +
.../tools/llvm-objdump/MachO/objc-meta-data.test | 3 +
.../llvm-objdump/MachO/preload-relocations.test | 5 +
.../tools/llvm-objdump/MachO/print-thread.test | 11 +
.../tools/llvm-objdump/MachO/private-header.test | 6 +
.../tools/llvm-objdump/MachO/private-headers.test | 556 +
llvm/test/tools/llvm-objdump/MachO/rebase.test | 15 +
.../test/tools/llvm-objdump/MachO/relocations.test | 9 +
.../tools/llvm-objdump/MachO/section-contents.test | 17 +
.../tools/llvm-objdump/MachO/section-headers.test | 8 +
llvm/test/tools/llvm-objdump/MachO/section.test | 12 +
llvm/test/tools/llvm-objdump/MachO/sections.test | 11 +
.../{macho-stabs.test => MachO/stabs.test} | 0
.../MachO/stub-nosyms-disassembly.test | 3 +
.../tools/llvm-objdump/MachO/stubbed-dylib.test | 5 +
.../tools/llvm-objdump/MachO/symbol-table.test | 8 +
.../llvm-objdump/MachO/symbolized-disassembly.test | 44 +
.../MachO/symbolized-subtractor-i386.test | 10 +
.../llvm-objdump/MachO/symbolized-subtractor.test | 10 +
.../llvm-objdump/MachO/truncated-section.test | 7 +
.../llvm-objdump/MachO/universal-x86_64.i386.test | 72 +
.../llvm-objdump/MachO/unwind-info-arm64.test | 28 +
.../llvm-objdump/MachO/unwind-info-no-relocs.test | 8 +
.../llvm-objdump/MachO/unwind-info-x86_64.test | 29 +
.../test/tools/llvm-objdump/MachO/unwind-info.test | 7 +
llvm/test/tools/llvm-objdump/MachO/weak-bind.test | 10 +
llvm/test/tools/llvm-objdump/PowerPC/lit.local.cfg | 2 +-
.../llvm-objdump/WebAssembly/symbol-table.test | 9 -
.../tools/llvm-objdump/X86/disassemble-align.s | 4 +-
.../X86/disassemble-functions-mangling.test | 26 +-
.../llvm-objdump/X86/disassemble-functions.test | 12 +-
...sassemble-implied-by-disassemble-functions.test | 4 +-
.../llvm-objdump/X86/disassemble-show-raw.test | 2 +-
.../llvm-objdump/X86/elf-disassemble-relocs.test | 2 +-
.../tools/llvm-objdump/X86/elf-disassemble.test | 2 +-
.../X86/function-sections-line-numbers.s | 2 +-
.../X86/invalid-macho-build-version.yaml | 2 +-
.../llvm-objdump/X86/macho-archive-headers.test | 28 -
.../llvm-objdump/X86/macho-build-version.yaml | 57 -
.../tools/llvm-objdump/X86/macho-cstring-dump.test | 18 -
.../tools/llvm-objdump/X86/macho-data-in-code.ll | 45 -
.../X86/macho-dis-no-leading-addr.test | 24 -
.../tools/llvm-objdump/X86/macho-dis-symname.test | 25 -
.../llvm-objdump/X86/macho-disassemble-all.test | 39 -
.../llvm-objdump/X86/macho-disassemble-g-dsym.test | 17 -
.../X86/macho-disassemble-kextbundle.test | 9 -
.../llvm-objdump/X86/macho-disassemble-stab.test | 3 -
.../X86/macho-disassemble-stripped.test | 6 -
llvm/test/tools/llvm-objdump/X86/macho-dylib.test | 13 -
.../tools/llvm-objdump/X86/macho-image-info.test | 7 -
.../llvm-objdump/X86/macho-indirect-symbols.test | 24 -
.../X86/macho-info-plist-nofollow.test | 10 -
.../tools/llvm-objdump/X86/macho-info-plist.test | 11 -
.../X86/macho-literal-pointers-i386.test | 39 -
.../X86/macho-literal-pointers-x86_64.test | 40 -
.../tools/llvm-objdump/X86/macho-literals.test | 63 -
.../X86/macho-maccatalyst-build-version.yaml | 54 -
.../X86/macho-nofirst-symbol-disassembly.test | 8 -
.../llvm-objdump/X86/macho-nontext-disasm.test | 9 -
.../llvm-objdump/X86/macho-objc-meta-data.test | 1101 -
.../X86/macho-preload-relocations.test | 5 -
.../tools/llvm-objdump/X86/macho-print-thread.test | 11 -
.../llvm-objdump/X86/macho-private-header.test | 6 -
.../llvm-objdump/X86/macho-private-headers.test | 556 -
.../tools/llvm-objdump/X86/macho-relocations.test | 9 -
.../llvm-objdump/X86/macho-section-contents.test | 17 -
.../llvm-objdump/X86/macho-section-headers.test | 8 -
.../test/tools/llvm-objdump/X86/macho-section.test | 12 -
.../X86/macho-stub-nosyms-disassembly.test | 3 -
.../tools/llvm-objdump/X86/macho-symbol-table.test | 8 -
.../X86/macho-symbolized-disassembly.test | 44 -
.../X86/macho-symbolized-subtractor-i386.test | 10 -
.../X86/macho-symbolized-subtractor.test | 10 -
.../X86/macho-universal-x86_64.i386.test | 72 -
.../tools/llvm-objdump/X86/macho-unwind-info.test | 7 -
.../tools/llvm-objdump/X86/malformed-machos.test | 74 -
llvm/test/tools/llvm-objdump/X86/phdrs-lma2.test | 2 -
llvm/test/tools/llvm-objdump/X86/plt.test | 6 +-
llvm/test/tools/llvm-objdump/X86/section-index.s | 4 +-
.../test/tools/llvm-objdump/X86/stubbed-dylib.test | 5 -
.../tools/llvm-objdump/X86/truncated-section.test | 7 -
.../llvm-objdump/X86/warn-missing-disasm-func.test | 12 +-
.../{ => XCOFF}/Inputs/xcoff-long-sec-names.o | Bin
.../Inputs/xcoff-section-headers-truncate.o | Bin
.../{ => XCOFF}/Inputs/xcoff-section-headers.o | Bin
.../disassemble-all.test} | 0
.../raw-section-data.test} | 0
.../section-headers.test} | 0
llvm/test/tools/llvm-objdump/archive-headers.test | 2 +-
.../llvm-objdump/call-absolute-symbol-elf.test | 3 -
.../test/tools/llvm-objdump/common-symbol-elf.test | 3 -
llvm/test/tools/llvm-objdump/eh_frame-arm64.test | 23 -
llvm/test/tools/llvm-objdump/eh_frame-coff.test | 28 -
llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 2 +-
.../test/tools/llvm-objdump/eh_frame_zero_cie.test | 2 +-
llvm/test/tools/llvm-objdump/embedded-source.test | 4 +-
.../test/tools/llvm-objdump/file-headers-coff.test | 14 -
llvm/test/tools/llvm-objdump/file-headers-elf.test | 31 -
llvm/test/tools/llvm-objdump/file-headers-pe.test | 2 +-
.../llvm-objdump/file-headers-unsupported.test | 3 -
llvm/test/tools/llvm-objdump/invalid-input.test | 4 +-
.../test/tools/llvm-objdump/macho-LLVM-bundle.test | 60 -
llvm/test/tools/llvm-objdump/macho-bad-bind.test | 101 -
.../test/tools/llvm-objdump/macho-bad-ordinal.test | 4 -
llvm/test/tools/llvm-objdump/macho-bad-trie.test | 35 -
llvm/test/tools/llvm-objdump/macho-bind.test | 10 -
llvm/test/tools/llvm-objdump/macho-bind2.test | 5 -
.../llvm-objdump/macho-compact-unwind-i386.test | 27 -
.../llvm-objdump/macho-compact-unwind-x86_64.test | 27 -
.../tools/llvm-objdump/macho-exports-trie.test | 21 -
llvm/test/tools/llvm-objdump/macho-lazy-bind.test | 7 -
.../tools/llvm-objdump/macho-objc-meta-data.test | 3 -
llvm/test/tools/llvm-objdump/macho-rebase.test | 15 -
llvm/test/tools/llvm-objdump/macho-sections.test | 11 -
.../llvm-objdump/macho-unwind-info-arm64.test | 28 -
.../llvm-objdump/macho-unwind-info-no-relocs.test | 8 -
.../llvm-objdump/macho-unwind-info-x86_64.test | 29 -
llvm/test/tools/llvm-objdump/macho-weak-bind.test | 10 -
.../tools/llvm-objdump/malformed-archives.test | 24 +-
llvm/test/tools/llvm-objdump/malformed-macho.test | 3 -
.../llvm-objdump/malformed-unwind-x86_64.test | 5 -
llvm/test/tools/llvm-objdump/symbol-table-elf.test | 57 -
llvm/test/tools/llvm-objdump/wasm.txt | 23 -
.../{ => wasm}/Inputs/corrupt-section.wasm | Bin
.../{ => wasm}/Inputs/trivial.obj.wasm | Bin
.../wasm/file-headers-unsupported.test | 3 +
.../{WebAssembly => wasm}/lit.local.cfg | 0
.../{WebAssembly => wasm}/relocations.test | 0
.../test/tools/llvm-objdump/wasm/symbol-table.test | 9 +
.../{ => wasm}/wasm-corrupt-section.test | 0
llvm/test/tools/llvm-objdump/wasm/wasm.txt | 23 +
.../tools/llvm-readobj/COFF/Inputs/has-cet.exe | Bin 0 -> 94720 bytes
llvm/test/tools/llvm-readobj/COFF/cetcompat.test | 16 +
llvm/test/tools/llvm-readobj/ELF/all.test | 2 +-
.../llvm-readobj/ELF/amdgpu-elf-definitions.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/basic.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/demangle.test | 2 -
.../llvm-readobj/ELF/dynamic-no-pt-dynamic.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/file-headers.test | 6 +-
llvm/test/tools/llvm-readobj/ELF/hash-symbols.test | 2 -
llvm/test/tools/llvm-readobj/ELF/loadname.test | 3 +-
llvm/test/tools/llvm-readobj/ELF/no-action.test | 2 +-
llvm/test/tools/llvm-readobj/ELF/ppc64-glink.test | 2 +-
.../tools/llvm-readobj/ELF/program-headers.test | 4 +-
.../test/tools/llvm-readobj/ELF/reloc-addends.test | 155 +
.../llvm-readobj/ELF/reloc-types-elf-aarch64.test | 368 +-
.../llvm-readobj/ELF/reloc-types-elf-arm.test | 395 +-
.../llvm-readobj/ELF/reloc-types-elf-lanai.test | 20 +-
.../llvm-readobj/ELF/reloc-types-elf-mips.test | 155 +-
.../llvm-readobj/ELF/reloc-types-elf-mips64.test | 359 +-
llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 73 +-
llvm/test/tools/llvm-readobj/archive.test | 4 +-
llvm/test/tools/llvm-readobj/thin-archive.test | 10 +-
llvm/test/tools/obj2yaml/Inputs/crt1.o | Bin 2712 -> 0 bytes
.../tools/obj2yaml/call-graph-profile-section.yaml | 79 +-
llvm/test/tools/obj2yaml/dynamic-section.test | 21 +-
.../test/tools/obj2yaml/elf-ppc64-relocations.yaml | 5 +-
.../tools/obj2yaml/elf-reladyn-section-shinfo.yaml | 11 +-
llvm/test/tools/obj2yaml/missing_symtab.test | 5 -
llvm/test/tools/obj2yaml/no-symbol-reloc.test | 1 -
llvm/test/tools/obj2yaml/rel-rela-section.yaml | 49 +
llvm/test/tools/obj2yaml/relocation-addend.yaml | 106 +
llvm/test/tools/obj2yaml/relocation-type.yaml | 1 -
llvm/test/tools/obj2yaml/relr-section.yaml | 34 +-
llvm/test/tools/yaml2obj/ELF/custom-fill.yaml | 2 -
.../tools/yaml2obj/ELF/dynamic-section-i386.yaml | 2 -
llvm/test/tools/yaml2obj/ELF/dynamic-section.yaml | 31 +-
.../tools/yaml2obj/ELF/program-header-address.yaml | 56 +
.../test/tools/yaml2obj/ELF/relocation-addend.yaml | 141 +
llvm/tools/dsymutil/BinaryHolder.h | 1 +
llvm/tools/dsymutil/DwarfStreamer.cpp | 7 +-
llvm/tools/gold/gold-plugin.cpp | 14 +-
llvm/tools/llc/CMakeLists.txt | 1 +
llvm/tools/llc/llc.cpp | 46 +-
llvm/tools/lli/CMakeLists.txt | 1 +
llvm/tools/lli/lli.cpp | 47 +-
llvm/tools/llvm-ar/llvm-ar.cpp | 24 +-
llvm/tools/llvm-c-test/debuginfo.c | 8 +-
llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +-
llvm/tools/llvm-dwarfdump/llvm-dwarfdump.cpp | 12 +-
llvm/tools/llvm-dwp/llvm-dwp.cpp | 12 +-
llvm/tools/llvm-exegesis/lib/LlvmState.cpp | 1 +
llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 17 +-
llvm/tools/llvm-jitlink/llvm-jitlink-macho.cpp | 2 +-
llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 9 +-
llvm/tools/llvm-lto/CMakeLists.txt | 5 +-
llvm/tools/llvm-lto/llvm-lto.cpp | 30 +-
llvm/tools/llvm-lto2/CMakeLists.txt | 1 +
llvm/tools/llvm-lto2/llvm-lto2.cpp | 20 +-
llvm/tools/llvm-mc-assemble-fuzzer/CMakeLists.txt | 1 +
.../llvm-mc-assemble-fuzzer.cpp | 12 +-
llvm/tools/llvm-mc/CMakeLists.txt | 1 +
llvm/tools/llvm-mc/llvm-mc.cpp | 6 +-
llvm/tools/llvm-mca/llvm-mca.cpp | 8 +-
llvm/tools/llvm-ml/llvm-ml.cpp | 6 +-
llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 1 +
llvm/tools/llvm-objdump/llvm-objdump.cpp | 47 +-
llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 16 +-
llvm/tools/llvm-readobj/COFFDumper.cpp | 53 +-
llvm/tools/llvm-readobj/ELFDumper.cpp | 30 +-
llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 5 +-
llvm/tools/llvm-xray/xray-graph.cpp | 29 +-
llvm/tools/lto/CMakeLists.txt | 4 +-
llvm/tools/lto/lto.cpp | 35 +-
llvm/tools/obj2yaml/elf2yaml.cpp | 270 +-
llvm/tools/opt/opt.cpp | 23 +-
llvm/unittests/ADT/APFloatTest.cpp | 118 +
llvm/unittests/ADT/CoalescingBitVectorTest.cpp | 76 +-
llvm/unittests/Analysis/ProfileSummaryInfoTest.cpp | 34 +-
.../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 214 +
.../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 36 +
.../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 289 +-
llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 6 +-
llvm/unittests/FuzzMutate/OperationsTest.cpp | 4 +-
llvm/unittests/IR/CMakeLists.txt | 2 +
llvm/unittests/IR/KnowledgeRetentionTest.cpp | 512 +
llvm/unittests/IR/MetadataTest.cpp | 31 +-
llvm/unittests/IR/PatternMatch.cpp | 16 +
llvm/unittests/IR/VPIntrinsicTest.cpp | 151 +
llvm/unittests/IR/VerifierTest.cpp | 2 +-
llvm/unittests/Object/ArchiveTest.cpp | 93 +
llvm/unittests/Object/CMakeLists.txt | 1 +
llvm/unittests/Support/AlignmentTest.cpp | 7 +
llvm/unittests/Support/CommandLineTest.cpp | 1 +
llvm/unittests/Support/Host.cpp | 13 +
llvm/unittests/Support/Path.cpp | 71 +
llvm/unittests/Support/TargetParserTest.cpp | 14 +-
llvm/unittests/Target/ARM/MachineInstrTest.cpp | 4 +
llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 -
.../Transforms/Utils/KnowledgeRetentionTest.cpp | 389 -
.../Transforms/Vectorize/VPlanHCFGTest.cpp | 40 +
llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 32 +-
llvm/utils/TableGen/AsmWriterEmitter.cpp | 42 +-
llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 2 +-
llvm/utils/TableGen/CodeGenIntrinsics.h | 3 +
llvm/utils/TableGen/CodeGenRegisters.cpp | 4 +-
llvm/utils/TableGen/CodeGenRegisters.h | 2 +-
llvm/utils/TableGen/CodeGenTarget.cpp | 6 +-
llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 64 +-
llvm/utils/TableGen/IntrinsicEmitter.cpp | 13 +-
llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 77 +-
llvm/utils/TableGen/RegisterBankEmitter.cpp | 31 +-
llvm/utils/TableGen/SubtargetFeatureInfo.cpp | 54 +-
llvm/utils/gdb-scripts/prettyprinters.py | 65 +-
llvm/utils/gn/build/BUILD.gn | 6 +
.../clang-tools-extra/clang-tidy/BUILD.gn | 1 +
.../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 2 +
.../clang-tidy/cppcoreguidelines/BUILD.gn | 1 +
.../clang-tools-extra/clang-tidy/fuchsia/BUILD.gn | 1 -
.../clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn | 18 +
.../clang-tidy/portability/BUILD.gn | 1 +
.../clang-tools-extra/clang-tidy/utils/BUILD.gn | 2 +-
.../secondary/clang/include/clang/Basic/BUILD.gn | 37 +-
llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 +
llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 3 +
llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 2 +
llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 22 +-
llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 2 +
.../gn/secondary/clang/unittests/AST/BUILD.gn | 3 +-
.../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 +
llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 5 +
.../llvm/lib/DebugInfo/PDB/enable_dia.gni | 2 +-
.../llvm/lib/ExecutionEngine/Orc/BUILD.gn | 1 +
llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 1 +
llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 +
.../gn/secondary/llvm/lib/Target/Hexagon/BUILD.gn | 3 -
.../gn/secondary/llvm/lib/Target/PowerPC/BUILD.gn | 1 +
.../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 -
llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 2 +
.../gn/secondary/llvm/unittests/Object/BUILD.gn | 1 +
.../llvm/unittests/Transforms/Utils/BUILD.gn | 1 -
llvm/utils/lit/lit/Test.py | 4 +
llvm/utils/lit/lit/TestRunner.py | 39 +-
llvm/utils/lit/lit/main.py | 2 +-
.../allow-retries/does-not-succeed-within-limit.py | 3 +
llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg | 9 +
.../more-than-one-allow-retries-lines.py | 4 +
.../Inputs/allow-retries/not-a-valid-integer.py | 3 +
.../Inputs/allow-retries/succeeds-within-limit.py | 24 +
.../lit/tests/Inputs/test_retry_attempts/lit.cfg | 10 +
.../lit/tests/Inputs/test_retry_attempts/test.py | 22 +
.../Inputs/testrunner-custom-parsers/test.txt | 3 +
llvm/utils/lit/tests/allow-retries.py | 41 +
llvm/utils/lit/tests/selecting.py | 2 +-
llvm/utils/lit/tests/unit/TestRunner.py | 12 +
llvm/utils/vim/syntax/llvm.vim | 1 +
llvm/utils/vscode/llvm/syntaxes/ll.tmLanguage.yaml | 2 +
mlir/.clang-tidy | 21 +-
mlir/CMakeLists.txt | 6 +-
mlir/cmake/modules/AddMLIR.cmake | 9 +-
mlir/cmake/modules/CMakeLists.txt | 41 +-
mlir/cmake/modules/MLIRConfig.cmake.in | 37 +
mlir/docs/CMakeLists.txt | 11 -
mlir/docs/ConversionToLLVMDialect.md | 14 +-
mlir/docs/CreatingADialect.md | 4 +-
mlir/docs/DialectConversion.md | 2 +-
mlir/docs/Dialects/Affine.md | 3 +-
mlir/docs/Dialects/SPIR-V.md | 36 +-
mlir/docs/Dialects/Vector.md | 6 +-
mlir/docs/Interfaces.md | 2 +-
mlir/docs/LangRef.md | 5 +-
mlir/docs/OpDefinitions.md | 2 +-
mlir/docs/QuickstartRewrites.md | 8 +-
mlir/docs/RationaleLinalgDialect.md | 4 +-
mlir/docs/ShapeInference.md | 2 +-
mlir/docs/Traits.md | 6 -
mlir/docs/Tutorials/Toy/Ch-2.md | 24 +-
mlir/docs/Tutorials/Toy/Ch-3.md | 6 +-
mlir/docs/Tutorials/Toy/Ch-4.md | 2 +-
mlir/docs/Tutorials/Toy/Ch-5.md | 6 +-
mlir/examples/toy/Ch2/CMakeLists.txt | 1 +
mlir/examples/toy/Ch2/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch2/include/toy/Ops.td | 4 +-
mlir/examples/toy/Ch3/CMakeLists.txt | 1 +
mlir/examples/toy/Ch3/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch3/include/toy/Ops.td | 5 +-
mlir/examples/toy/Ch3/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch4/CMakeLists.txt | 3 +-
mlir/examples/toy/Ch4/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch4/include/toy/Ops.td | 6 +-
mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch4/toyc.cpp | 1 -
mlir/examples/toy/Ch5/CMakeLists.txt | 3 +-
mlir/examples/toy/Ch5/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch5/include/toy/Ops.td | 6 +-
mlir/examples/toy/Ch5/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch5/toyc.cpp | 1 -
mlir/examples/toy/Ch6/CMakeLists.txt | 3 +-
mlir/examples/toy/Ch6/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch6/include/toy/Ops.td | 6 +-
mlir/examples/toy/Ch6/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 6 +-
mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch6/toyc.cpp | 1 -
mlir/examples/toy/Ch7/CMakeLists.txt | 3 +-
mlir/examples/toy/Ch7/include/toy/Dialect.h | 1 +
mlir/examples/toy/Ch7/include/toy/Ops.td | 11 +-
mlir/examples/toy/Ch7/mlir/LowerToAffineLoops.cpp | 26 +-
mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 6 +-
mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 6 +-
mlir/examples/toy/Ch7/toyc.cpp | 1 -
mlir/include/mlir/Analysis/AffineStructures.h | 76 +-
mlir/include/mlir/Analysis/CMakeLists.txt | 14 -
mlir/include/mlir/Analysis/CallGraph.h | 3 +
mlir/include/mlir/Analysis/CallInterfaces.h | 30 -
mlir/include/mlir/Analysis/CallInterfaces.td | 90 -
mlir/include/mlir/Analysis/ControlFlowInterfaces.h | 43 -
.../include/mlir/Analysis/ControlFlowInterfaces.td | 85 -
mlir/include/mlir/Analysis/InferTypeOpInterface.h | 121 -
mlir/include/mlir/CMakeLists.txt | 3 +-
.../Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h | 29 +
.../GPUToVulkan/ConvertGPUToVulkanPass.h | 5 +-
.../StandardToLLVM/ConvertStandardToLLVMPass.h | 9 -
.../StandardToStandard/StandardToStandard.h | 31 +
.../Conversion/VectorToLLVM/ConvertVectorToLLVM.h | 8 +-
mlir/include/mlir/Dialect/AVX512/AVX512.td | 99 +
mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 31 +
mlir/include/mlir/Dialect/AVX512/CMakeLists.txt | 1 +
.../mlir/Dialect/{Shape => Affine}/CMakeLists.txt | 0
mlir/include/mlir/Dialect/Affine/EDSC/Builders.h | 206 +
mlir/include/mlir/Dialect/Affine/EDSC/Intrinsics.h | 32 +
mlir/include/mlir/Dialect/Affine/IR/AffineOps.h | 624 +
mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 510 +
.../{AffineOps => Affine/IR}/AffineOpsBase.td | 0
.../mlir/Dialect/Affine/IR/AffineValueMap.h | 90 +
mlir/include/mlir/Dialect/Affine/IR/CMakeLists.txt | 1 +
mlir/include/mlir/Dialect/Affine/Passes.h | 48 +
mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 682 -
mlir/include/mlir/Dialect/AffineOps/AffineOps.td | 454 -
.../mlir/Dialect/AffineOps/AffineValueMap.h | 90 -
mlir/include/mlir/Dialect/AffineOps/CMakeLists.txt | 1 -
.../include/mlir/Dialect/AffineOps/EDSC/Builders.h | 206 -
.../mlir/Dialect/AffineOps/EDSC/Intrinsics.h | 32 -
mlir/include/mlir/Dialect/CMakeLists.txt | 7 +-
.../include/mlir/Dialect/FxpMathOps/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.h | 7 +-
mlir/include/mlir/Dialect/FxpMathOps/FxpMathOps.td | 7 +-
mlir/include/mlir/Dialect/GPU/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/GPU/GPUDialect.h | 48 +-
mlir/include/mlir/Dialect/GPU/GPUOps.td | 58 +-
mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 11 +-
mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td | 52 +
.../mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h | 30 +
mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 30 +-
mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 16 +-
mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 128 +-
mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 9 +-
mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 1 +
mlir/include/mlir/Dialect/LLVMIR/ROCDLDialect.h | 8 +-
mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 1 +
.../Dialect/LLVMIR/Transforms/LegalizeForExport.h | 34 +
mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 2 +-
mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 3 +-
mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 5 +-
.../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 37 +-
mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 12 +-
.../Linalg/Transforms/LinalgTransformPatterns.td | 12 +-
mlir/include/mlir/Dialect/LoopOps/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 9 +-
mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 79 +-
mlir/include/mlir/Dialect/OpenMP/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/OpenMP/OpenMPDialect.h | 8 +-
mlir/include/mlir/Dialect/Quant/CMakeLists.txt | 1 +
mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h | 67 +
mlir/include/mlir/Dialect/Quant/Passes.h | 41 +
mlir/include/mlir/Dialect/Quant/QuantOps.h | 32 +
mlir/include/mlir/Dialect/Quant/QuantOps.td | 284 +
mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 71 +
mlir/include/mlir/Dialect/Quant/QuantTypes.h | 402 +
mlir/include/mlir/Dialect/Quant/QuantizeUtils.h | 61 +
mlir/include/mlir/Dialect/Quant/UniformSupport.h | 218 +
mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt | 1 -
.../mlir/Dialect/QuantOps/FakeQuantSupport.h | 67 -
mlir/include/mlir/Dialect/QuantOps/Passes.h | 41 -
mlir/include/mlir/Dialect/QuantOps/QuantOps.h | 41 -
mlir/include/mlir/Dialect/QuantOps/QuantOps.td | 258 -
.../mlir/Dialect/QuantOps/QuantPredicates.td | 63 -
mlir/include/mlir/Dialect/QuantOps/QuantTypes.h | 402 -
mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h | 61 -
.../include/mlir/Dialect/QuantOps/UniformSupport.h | 218 -
mlir/include/mlir/Dialect/SPIRV/CMakeLists.txt | 2 +-
mlir/include/mlir/Dialect/SPIRV/Passes.h | 24 +-
.../mlir/Dialect/SPIRV/SPIRVArithmeticOps.td | 1 +
mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h | 137 +
.../mlir/Dialect/SPIRV/SPIRVAvailability.td | 3 +
mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 107 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVBinaryUtils.h | 6 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVBitOps.td | 1 +
mlir/include/mlir/Dialect/SPIRV/SPIRVCastOps.td | 3 +-
.../mlir/Dialect/SPIRV/SPIRVCompositeOps.td | 1 +
.../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 17 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVDialect.h | 62 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVGLSLOps.td | 1 +
mlir/include/mlir/Dialect/SPIRV/SPIRVLogicalOps.td | 1 +
mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 37 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h | 4 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVOps.td | 1 +
.../mlir/Dialect/SPIRV/SPIRVStructureOps.td | 46 +-
mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h | 118 +-
mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 111 +-
mlir/include/mlir/Dialect/SPIRV/TargetAndABI.td | 8 +-
mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 6 +-
mlir/include/mlir/Dialect/Shape/IR/Shape.h | 13 +-
mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 70 +-
.../mlir/Dialect/StandardOps/IR/CMakeLists.txt | 1 +
mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 18 +-
mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 24 +-
.../mlir/Dialect/Utils/StructuredOpsUtils.h | 22 +
mlir/include/mlir/Dialect/Vector/CMakeLists.txt | 5 +
mlir/include/mlir/Dialect/Vector/EDSC/Builders.h | 53 +
mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h | 25 +
mlir/include/mlir/Dialect/Vector/VectorOps.h | 79 +
mlir/include/mlir/Dialect/Vector/VectorOps.td | 1440 +
.../VectorTransformPatterns.td | 0
.../include/mlir/Dialect/Vector/VectorTransforms.h | 74 +
mlir/include/mlir/Dialect/Vector/VectorUtils.h | 158 +
mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt | 5 -
.../include/mlir/Dialect/VectorOps/EDSC/Builders.h | 53 -
.../mlir/Dialect/VectorOps/EDSC/Intrinsics.h | 25 -
mlir/include/mlir/Dialect/VectorOps/VectorOps.h | 76 -
mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 88 +-
.../mlir/Dialect/VectorOps/VectorTransforms.h | 74 -
mlir/include/mlir/Dialect/VectorOps/VectorUtils.h | 158 -
mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 22 +-
.../include/mlir/ExecutionEngine/ExecutionEngine.h | 18 +-
mlir/include/mlir/ExecutionEngine/RunnerUtils.h | 2 +
mlir/include/mlir/IR/AffineExpr.h | 9 +-
mlir/include/mlir/IR/AffineMap.h | 8 +-
mlir/include/mlir/IR/Builders.h | 8 +
mlir/include/mlir/IR/CMakeLists.txt | 5 -
mlir/include/mlir/IR/Dialect.h | 83 +-
mlir/include/mlir/IR/DialectHooks.h | 57 +-
mlir/include/mlir/IR/Function.h | 2 +-
mlir/include/mlir/IR/Matchers.h | 34 +-
mlir/include/mlir/IR/OpBase.td | 54 +-
mlir/include/mlir/IR/OpDefinition.h | 231 +-
mlir/include/mlir/IR/OpImplementation.h | 5 +-
mlir/include/mlir/IR/Operation.h | 7 -
mlir/include/mlir/IR/OperationSupport.h | 8 +-
mlir/include/mlir/IR/PatternMatch.h | 129 +-
mlir/include/mlir/IR/SideEffects.td | 191 -
mlir/include/mlir/IR/StandardTypes.h | 8 +-
mlir/include/mlir/IR/Types.h | 5 +-
mlir/include/mlir/InitAllDialects.h | 16 +-
mlir/include/mlir/InitAllPasses.h | 16 +-
mlir/include/mlir/Interfaces/CMakeLists.txt | 29 +
mlir/include/mlir/Interfaces/CallInterfaces.h | 30 +
mlir/include/mlir/Interfaces/CallInterfaces.td | 90 +
.../mlir/Interfaces/ControlFlowInterfaces.h | 43 +
.../mlir/Interfaces/ControlFlowInterfaces.td | 85 +
.../mlir/Interfaces/DerivedAttributeOpInterface.h | 22 +
.../mlir/Interfaces/DerivedAttributeOpInterface.td | 37 +
.../include/mlir/Interfaces/InferTypeOpInterface.h | 121 +
.../InferTypeOpInterface.td | 0
mlir/include/mlir/Interfaces/LoopLikeInterface.h | 24 +
mlir/include/mlir/Interfaces/LoopLikeInterface.td | 49 +
mlir/include/mlir/Interfaces/SideEffects.h | 235 +
mlir/include/mlir/Interfaces/SideEffects.td | 207 +
mlir/include/mlir/Pass/Pass.h | 21 +-
mlir/include/mlir/Pass/PassOptions.h | 60 +-
.../include/mlir/Quantizer/Support/Configuration.h | 2 +-
mlir/include/mlir/Quantizer/Support/Metadata.h | 2 +-
mlir/include/mlir/TableGen/Attribute.h | 4 +
mlir/include/mlir/TableGen/Dialect.h | 19 +
mlir/include/mlir/TableGen/SideEffects.h | 8 +-
.../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 +
mlir/include/mlir/Transforms/CMakeLists.txt | 6 -
mlir/include/mlir/Transforms/DialectConversion.h | 28 +-
mlir/include/mlir/Transforms/FoldUtils.h | 3 +
mlir/include/mlir/Transforms/LoopLikeInterface.h | 26 -
mlir/include/mlir/Transforms/LoopLikeInterface.td | 49 -
mlir/include/mlir/Transforms/LoopUtils.h | 45 +-
mlir/include/mlir/Transforms/Passes.h | 13 -
.../include/mlir/Transforms/SideEffectsInterface.h | 64 -
mlir/lib/Analysis/AffineAnalysis.cpp | 4 +-
mlir/lib/Analysis/AffineStructures.cpp | 101 +-
mlir/lib/Analysis/CMakeLists.txt | 35 +-
mlir/lib/Analysis/CallGraph.cpp | 25 +-
mlir/lib/Analysis/ControlFlowInterfaces.cpp | 101 -
mlir/lib/Analysis/InferTypeOpInterface.cpp | 61 -
mlir/lib/Analysis/LoopAnalysis.cpp | 10 +-
mlir/lib/Analysis/NestedMatcher.cpp | 2 +-
mlir/lib/Analysis/SliceAnalysis.cpp | 2 +-
mlir/lib/Analysis/Utils.cpp | 9 +-
mlir/lib/Analysis/Verifier.cpp | 12 +-
mlir/lib/CMakeLists.txt | 1 +
mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt | 19 +
.../AVX512ToLLVM/ConvertAVX512ToLLVM.cpp | 193 +
.../AffineToStandard/AffineToStandard.cpp | 90 +-
.../lib/Conversion/AffineToStandard/CMakeLists.txt | 2 +-
mlir/lib/Conversion/CMakeLists.txt | 2 +
.../GPUCommon/IndexIntrinsicsOpLowering.h | 6 +-
.../Conversion/GPUCommon/OpToFuncCallLowering.h | 6 +-
mlir/lib/Conversion/GPUToCUDA/CMakeLists.txt | 9 +-
.../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 438 +-
.../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 78 +-
.../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 9 +-
mlir/lib/Conversion/GPUToVulkan/CMakeLists.txt | 1 +
.../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 173 +
.../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 325 +-
mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 65 +-
.../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 14 +-
.../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 10 +-
.../LoopToStandard/ConvertLoopToStandard.cpp | 32 +-
mlir/lib/Conversion/LoopsToGPU/CMakeLists.txt | 2 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 22 +-
mlir/lib/Conversion/LoopsToGPU/LoopsToGPUPass.cpp | 4 +-
.../StandardToLLVM/ConvertStandardToLLVM.cpp | 239 +-
mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 7 -
.../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 538 +-
.../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 9 +-
.../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 24 +-
.../Conversion/StandardToSPIRV/StandardToSPIRV.td | 53 -
.../Conversion/StandardToStandard/CMakeLists.txt | 13 +
.../StandardToStandard/StandardToStandard.cpp | 49 +
mlir/lib/Conversion/VectorToLLVM/CMakeLists.txt | 2 +-
.../VectorToLLVM/ConvertVectorToLLVM.cpp | 214 +-
.../VectorToLoops/ConvertVectorToLoops.cpp | 16 +-
mlir/lib/Dialect/AVX512/CMakeLists.txt | 15 +
mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp | 35 +
mlir/lib/Dialect/Affine/CMakeLists.txt | 21 +
mlir/lib/Dialect/Affine/EDSC/Builders.cpp | 288 +
mlir/lib/Dialect/Affine/EDSC/CMakeLists.txt | 17 +
mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 2372 ++
mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp | 102 +
mlir/lib/Dialect/Affine/IR/CMakeLists.txt | 18 +
.../Affine/Transforms/AffineDataCopyGeneration.cpp | 268 +
.../Transforms/AffineLoopInvariantCodeMotion.cpp | 238 +
mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt | 21 +
.../Affine/Transforms/SimplifyAffineStructures.cpp | 111 +
mlir/lib/Dialect/AffineOps/AffineOps.cpp | 2407 --
mlir/lib/Dialect/AffineOps/AffineValueMap.cpp | 102 -
mlir/lib/Dialect/AffineOps/CMakeLists.txt | 18 -
mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp | 286 -
mlir/lib/Dialect/CMakeLists.txt | 9 +-
mlir/lib/Dialect/FxpMathOps/CMakeLists.txt | 1 +
mlir/lib/Dialect/FxpMathOps/IR/FxpMathOps.cpp | 2 +-
.../FxpMathOps/Transforms/LowerUniformRealMath.cpp | 30 +-
.../FxpMathOps/Transforms/UniformKernelUtils.h | 6 +-
mlir/lib/Dialect/GPU/CMakeLists.txt | 1 +
mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 12 +-
.../Dialect/GPU/Transforms/AllReduceLowering.cpp | 35 +-
mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 29 +-
mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp | 36 +
mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 46 +
mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt | 10 +
.../LLVMIR/Transforms/LegalizeForExport.cpp | 73 +
mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 2 +-
mlir/lib/Dialect/Linalg/EDSC/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/IR/CMakeLists.txt | 1 +
mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 18 +-
mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 4 +-
mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 22 +-
.../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 220 +-
.../Dialect/Linalg/Transforms/LinalgTransforms.cpp | 30 +-
mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 8 +-
mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 20 +-
mlir/lib/Dialect/Linalg/Utils/CMakeLists.txt | 2 +-
mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 2 +-
mlir/lib/Dialect/LoopOps/CMakeLists.txt | 3 +-
mlir/lib/Dialect/LoopOps/LoopOps.cpp | 56 +-
mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt | 2 +-
.../LoopOps/Transforms/ParallelLoopFusion.cpp | 15 +-
.../Transforms/ParallelLoopSpecialization.cpp | 2 +-
.../LoopOps/Transforms/ParallelLoopTiling.cpp | 2 +-
mlir/lib/Dialect/Quant/CMakeLists.txt | 26 +
mlir/lib/Dialect/Quant/IR/QuantOps.cpp | 96 +
mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 355 +
.../Dialect/{QuantOps => Quant}/IR/TypeDetail.h | 0
mlir/lib/Dialect/Quant/IR/TypeParser.cpp | 382 +
mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp | 112 +
.../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 149 +
mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 175 +
mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 148 +
mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp | 102 +
mlir/lib/Dialect/QuantOps/CMakeLists.txt | 25 -
mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp | 46 -
mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp | 355 -
mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp | 382 -
.../Dialect/QuantOps/Transforms/ConvertConst.cpp | 112 -
.../QuantOps/Transforms/ConvertSimQuant.cpp | 149 -
.../Dialect/QuantOps/Utils/FakeQuantSupport.cpp | 175 -
mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp | 148 -
mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp | 102 -
mlir/lib/Dialect/SPIRV/CMakeLists.txt | 4 +-
mlir/lib/Dialect/SPIRV/LayoutUtils.cpp | 2 +-
mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp | 220 +
mlir/lib/Dialect/SPIRV/SPIRVCanonicalization.cpp | 65 +-
mlir/lib/Dialect/SPIRV/SPIRVDialect.cpp | 190 +-
mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 489 +-
mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 177 +-
mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | 340 +-
.../Dialect/SPIRV/Serialization/Deserializer.cpp | 78 +-
.../SPIRV/Serialization/SPIRVBinaryUtils.cpp | 25 +-
.../lib/Dialect/SPIRV/Serialization/Serializer.cpp | 29 +-
mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 202 +-
mlir/lib/Dialect/SPIRV/Transforms/CMakeLists.txt | 1 +
.../DecorateSPIRVCompositeTypeLayoutPass.cpp | 12 +-
.../SPIRV/Transforms/LowerABIAttributesPass.cpp | 66 +-
.../lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp | 184 +
mlir/lib/Dialect/Shape/CMakeLists.txt | 12 +-
mlir/lib/Dialect/Shape/DialectRegistration.cpp | 13 -
mlir/lib/Dialect/Shape/IR/Shape.cpp | 116 +
mlir/lib/Dialect/StandardOps/CMakeLists.txt | 6 +-
mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 102 +-
mlir/lib/Dialect/Vector/CMakeLists.txt | 23 +
mlir/lib/Dialect/Vector/EDSC/Builders.cpp | 41 +
mlir/lib/Dialect/Vector/VectorOps.cpp | 1696 +
mlir/lib/Dialect/Vector/VectorTransforms.cpp | 1359 +
mlir/lib/Dialect/Vector/VectorUtils.cpp | 278 +
mlir/lib/Dialect/VectorOps/CMakeLists.txt | 22 -
mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp | 41 -
mlir/lib/Dialect/VectorOps/VectorOps.cpp | 1668 -
mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 171 +-
mlir/lib/Dialect/VectorOps/VectorUtils.cpp | 2 +-
mlir/lib/ExecutionEngine/CMakeLists.txt | 2 +
mlir/lib/ExecutionEngine/CRunnerUtils.cpp | 2 +
mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 24 +-
mlir/lib/ExecutionEngine/RunnerUtils.cpp | 29 +-
mlir/lib/IR/AffineExpr.cpp | 80 +-
mlir/lib/IR/AffineMap.cpp | 16 +-
mlir/lib/IR/AsmPrinter.cpp | 73 +-
mlir/lib/IR/Builders.cpp | 30 +-
mlir/lib/IR/CMakeLists.txt | 3 +-
mlir/lib/IR/Dialect.cpp | 34 +-
mlir/lib/IR/MLIRContext.cpp | 5 +
mlir/lib/IR/Operation.cpp | 11 -
mlir/lib/IR/PatternMatch.cpp | 9 +-
mlir/lib/IR/StandardTypes.cpp | 2 +
mlir/lib/Interfaces/CMakeLists.txt | 92 +
mlir/lib/Interfaces/CallInterfaces.cpp | 17 +
mlir/lib/Interfaces/ControlFlowInterfaces.cpp | 101 +
.../lib/Interfaces/DerivedAttributeOpInterface.cpp | 19 +
mlir/lib/Interfaces/InferTypeOpInterface.cpp | 61 +
mlir/lib/Interfaces/LoopLikeInterface.cpp | 18 +
mlir/lib/Interfaces/SideEffects.cpp | 98 +
mlir/lib/Parser/Parser.cpp | 33 +-
.../lib/Quantizer/Configurations/FxpMathConfig.cpp | 6 +-
mlir/lib/Quantizer/Support/UniformConstraints.cpp | 2 +-
.../Transforms/AddDefaultStatsTestPass.cpp | 4 +-
.../Transforms/InferQuantizedTypesPass.cpp | 4 +-
.../Transforms/RemoveInstrumentationPass.cpp | 8 +-
mlir/lib/TableGen/Attribute.cpp | 4 +
mlir/lib/TableGen/Dialect.cpp | 28 +
mlir/lib/TableGen/SideEffects.cpp | 12 +-
mlir/lib/Target/CMakeLists.txt | 17 +
mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 81 +-
mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp | 51 +
mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 24 +-
mlir/lib/Transforms/AffineDataCopyGeneration.cpp | 268 -
.../Transforms/AffineLoopInvariantCodeMotion.cpp | 239 -
mlir/lib/Transforms/CMakeLists.txt | 9 +-
mlir/lib/Transforms/CSE.cpp | 20 +-
mlir/lib/Transforms/DialectConversion.cpp | 31 +-
mlir/lib/Transforms/Inliner.cpp | 385 +-
mlir/lib/Transforms/LoopCoalescing.cpp | 1 -
mlir/lib/Transforms/LoopFusion.cpp | 3 +-
mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 63 +-
mlir/lib/Transforms/LoopTiling.cpp | 2 +-
mlir/lib/Transforms/LoopUnroll.cpp | 2 +-
mlir/lib/Transforms/LoopUnrollAndJam.cpp | 2 +-
mlir/lib/Transforms/MemRefDataFlowOpt.cpp | 2 +-
mlir/lib/Transforms/PipelineDataTransfer.cpp | 83 +-
mlir/lib/Transforms/SimplifyAffineStructures.cpp | 108 -
mlir/lib/Transforms/Utils/CMakeLists.txt | 2 +-
mlir/lib/Transforms/Utils/FoldUtils.cpp | 22 +-
.../Utils/GreedyPatternRewriteDriver.cpp | 14 +-
mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 3 +-
mlir/lib/Transforms/Utils/LoopUtils.cpp | 193 +-
mlir/lib/Transforms/Utils/RegionUtils.cpp | 8 +-
mlir/lib/Transforms/Utils/Utils.cpp | 3 +-
mlir/lib/Transforms/Vectorize.cpp | 6 +-
.../Conversion/AVX512ToLLVM/convert-to-llvm.mlir | 17 +
mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 72 +-
mlir/test/Conversion/GPUToSPIRV/builtins.mlir | 16 +-
mlir/test/Conversion/GPUToSPIRV/if.mlir | 8 +-
mlir/test/Conversion/GPUToSPIRV/load-store.mlir | 16 +-
mlir/test/Conversion/GPUToSPIRV/loop.mlir | 8 +-
mlir/test/Conversion/GPUToSPIRV/simple.mlir | 5 +-
.../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 78 +-
.../lower-gpu-launch-vulkan-launch.mlir | 32 +
.../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 8 +-
.../StandardToLLVM/convert-to-llvmir.mlir | 13 -
.../Conversion/StandardToSPIRV/std-to-spirv.mlir | 462 +-
.../StandardToSPIRV/std-types-to-spirv.mlir | 597 +
.../StandardToSPIRV/subview-to-spirv.mlir | 9 +
.../Conversion/VectorToLLVM/vector-to-llvm.mlir | 141 +-
mlir/test/Conversion/convert-to-cfg.mlir | 20 +-
mlir/test/Dialect/AVX512/roundtrip.mlir | 21 +
mlir/test/Dialect/Affine/canonicalize.mlir | 596 +
mlir/test/Dialect/{AffineOps => Affine}/dma.mlir | 0
.../Dialect/{AffineOps => Affine}/inlining.mlir | 0
mlir/test/Dialect/Affine/invalid.mlir | 264 +
.../{AffineOps => Affine}/load-store-invalid.mlir | 0
.../Dialect/{AffineOps => Affine}/load-store.mlir | 0
.../memref-stride-calculation.mlir | 0
mlir/test/Dialect/{AffineOps => Affine}/ops.mlir | 0
mlir/test/Dialect/AffineOps/canonicalize.mlir | 596 -
mlir/test/Dialect/AffineOps/invalid.mlir | 264 -
mlir/test/Dialect/GPU/all-reduce-max.mlir | 203 +
mlir/test/Dialect/GPU/invalid.mlir | 8 +
mlir/test/Dialect/GPU/multiple-all-reduce.mlir | 25 +
mlir/test/Dialect/LLVMIR/invalid.mlir | 44 +-
mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 31 +
mlir/test/Dialect/LLVMIR/roundtrip.mlir | 19 +-
mlir/test/Dialect/Linalg/fusion-tensor.mlir | 25 +
mlir/test/Dialect/Linalg/invalid.mlir | 21 +-
mlir/test/Dialect/Linalg/llvm.mlir | 26 +-
mlir/test/Dialect/Linalg/loops.mlir | 47 +-
mlir/test/Dialect/Linalg/roundtrip.mlir | 24 +-
mlir/test/Dialect/Loops/invalid.mlir | 86 +-
mlir/test/Dialect/Loops/ops.mlir | 32 +-
.../Dialect/{QuantOps => Quant}/canonicalize.mlir | 0
.../Dialect/{QuantOps => Quant}/convert-const.mlir | 0
.../convert-fakequant-invalid.mlir | 0
.../{QuantOps => Quant}/convert-fakequant.mlir | 0
.../{QuantOps => Quant}/parse-any-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-any.mlir | 0
.../{QuantOps => Quant}/parse-ops-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-ops.mlir | 0
.../{QuantOps => Quant}/parse-uniform-invalid.mlir | 0
.../Dialect/{QuantOps => Quant}/parse-uniform.mlir | 0
mlir/test/Dialect/Quant/quant_region.mlir | 101 +
.../SPIRV/Serialization/arithmetic-ops.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/array.mlir | 4 +-
.../Dialect/SPIRV/Serialization/atomic-ops.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/barrier.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/bit-ops.mlir | 2 +-
.../test/Dialect/SPIRV/Serialization/cast-ops.mlir | 4 +-
.../Dialect/SPIRV/Serialization/composite-op.mlir | 2 +-
.../test/Dialect/SPIRV/Serialization/constant.mlir | 2 +-
.../Dialect/SPIRV/Serialization/entry-point.mlir | 4 +-
.../SPIRV/Serialization/execution-mode.mlir | 2 +-
.../Dialect/SPIRV/Serialization/function-call.mlir | 2 +-
.../SPIRV/Serialization/global-variable.mlir | 6 +-
.../test/Dialect/SPIRV/Serialization/glsl-ops.mlir | 2 +-
.../Dialect/SPIRV/Serialization/group-ops.mlir | 2 +-
.../Dialect/SPIRV/Serialization/logical-ops.mlir | 4 +-
mlir/test/Dialect/SPIRV/Serialization/loop.mlir | 12 +-
.../Dialect/SPIRV/Serialization/memory-ops.mlir | 6 +-
mlir/test/Dialect/SPIRV/Serialization/module.mlir | 24 +-
.../SPIRV/Serialization/non-uniform-ops.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/phi.mlir | 24 +-
.../Dialect/SPIRV/Serialization/selection.mlir | 8 +-
.../Dialect/SPIRV/Serialization/spec-constant.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/struct.mlir | 2 +-
.../Dialect/SPIRV/Serialization/terminator.mlir | 2 +-
mlir/test/Dialect/SPIRV/Serialization/undef.mlir | 4 +-
.../Dialect/SPIRV/Transforms/abi-interface.mlir | 36 +
.../Dialect/SPIRV/Transforms/abi-load-store.mlir | 22 +-
mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir | 27 -
mlir/test/Dialect/SPIRV/Transforms/inlining.mlir | 18 +-
.../SPIRV/Transforms/layout-decoration.mlir | 10 +-
.../Dialect/SPIRV/Transforms/vce-deduction.mlir | 208 +
mlir/test/Dialect/SPIRV/availability.mlir | 24 +-
mlir/test/Dialect/SPIRV/control-flow-ops.mlir | 24 +-
mlir/test/Dialect/SPIRV/ops.mlir | 17 +-
mlir/test/Dialect/SPIRV/structure-ops.mlir | 124 +-
mlir/test/Dialect/SPIRV/target-and-abi.mlir | 141 +-
mlir/test/Dialect/SPIRV/target-env.mlir | 38 +-
mlir/test/Dialect/Shape/ops.mlir | 58 +
.../{VectorOps => Vector}/canonicalize.mlir | 0
mlir/test/Dialect/Vector/invalid.mlir | 1090 +
mlir/test/Dialect/Vector/ops.mlir | 329 +
.../Dialect/Vector/vector-contract-transforms.mlir | 380 +
.../vector-slices-transforms.mlir | 0
.../{VectorOps => Vector}/vector-transforms.mlir | 0
mlir/test/Dialect/VectorOps/invalid.mlir | 1048 -
mlir/test/Dialect/VectorOps/ops.mlir | 317 -
.../VectorOps/vector-contract-transforms.mlir | 252 -
mlir/test/EDSC/CMakeLists.txt | 8 +-
mlir/test/EDSC/builder-api-test.cpp | 46 +-
mlir/test/IR/affine-map.mlir | 14 +-
mlir/test/IR/invalid-ops.mlir | 2 +-
mlir/test/IR/invalid.mlir | 4 +-
mlir/test/IR/parser.mlir | 4 +
mlir/test/IR/pretty-region-args.mlir | 14 +
mlir/test/IR/traits.mlir | 2 +-
mlir/test/Target/avx512.mlir | 31 +
mlir/test/Target/import.ll | 14 +-
mlir/test/Target/llvmir-intrinsics.mlir | 40 +-
mlir/test/Target/llvmir.mlir | 24 +-
mlir/test/Transforms/affine-data-copy.mlir | 16 +-
mlir/test/Transforms/canonicalize.mlir | 6 +-
mlir/test/Transforms/inlining-dce.mlir | 53 +
mlir/test/Transforms/loop-fusion.mlir | 462 +-
.../Transforms/loop-invariant-code-motion.mlir | 2 +
mlir/test/Transforms/pipeline-data-transfer.mlir | 34 +-
mlir/test/Transforms/test-legalizer.mlir | 7 +
.../TestVectorTransformPatterns.td | 4 +-
mlir/test/lib/Dialect/Affine/CMakeLists.txt | 14 +
.../test/lib/Dialect/Affine/TestAffineDataCopy.cpp | 96 +
mlir/test/lib/Dialect/CMakeLists.txt | 1 +
mlir/test/lib/Dialect/SPIRV/TestAvailability.cpp | 47 +-
mlir/test/lib/IR/CMakeLists.txt | 1 +
mlir/test/lib/TestDialect/CMakeLists.txt | 6 +-
mlir/test/lib/TestDialect/TestDialect.cpp | 8 +-
mlir/test/lib/TestDialect/TestDialect.h | 25 +-
mlir/test/lib/TestDialect/TestOps.td | 19 +-
mlir/test/lib/TestDialect/TestPatterns.cpp | 63 +-
mlir/test/lib/Transforms/CMakeLists.txt | 6 +-
mlir/test/lib/Transforms/TestAffineDataCopy.cpp | 86 -
mlir/test/lib/Transforms/TestConstantFold.cpp | 2 +-
mlir/test/lib/Transforms/TestLoopFusion.cpp | 2 +-
mlir/test/lib/Transforms/TestMemRefBoundCheck.cpp | 2 +-
.../lib/Transforms/TestMemRefDependenceCheck.cpp | 2 +-
.../lib/Transforms/TestParallelismDetection.cpp | 2 +-
mlir/test/lib/Transforms/TestVectorTransforms.cpp | 18 +-
.../test/lib/Transforms/TestVectorizationUtils.cpp | 4 +-
mlir/test/mlir-cuda-runner/all-reduce-and.mlir | 60 +
mlir/test/mlir-cuda-runner/all-reduce-max.mlir | 58 +
mlir/test/mlir-cuda-runner/all-reduce-min.mlir | 58 +
mlir/test/mlir-cuda-runner/all-reduce-or.mlir | 58 +
mlir/test/mlir-cuda-runner/all-reduce-xor.mlir | 58 +
.../test/mlir-cuda-runner/multiple-all-reduce.mlir | 64 +
mlir/test/mlir-tblgen/op-attribute.td | 4 +-
mlir/test/mlir-tblgen/op-decl.td | 8 +-
mlir/test/mlir-tblgen/op-side-effects.td | 2 +-
mlir/test/mlir-tblgen/types.mlir | 20 +-
mlir/test/mlir-vulkan-runner/addf.mlir | 16 +-
mlir/tools/CMakeLists.txt | 1 -
mlir/tools/mlir-cpu-runner/CMakeLists.txt | 3 -
mlir/tools/mlir-opt/CMakeLists.txt | 27 +-
mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +-
mlir/tools/mlir-tblgen/DialectGen.cpp | 205 +
mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 3 +-
mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 52 +-
mlir/tools/mlir-tblgen/ReferenceImplGen.cpp | 85 -
mlir/tools/mlir-tblgen/RewriterGen.cpp | 81 +-
mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 53 +-
mlir/tools/mlir-translate/CMakeLists.txt | 2 +
.../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 8 +-
.../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 140 +-
.../Dialect/Quant/QuantizationUtilsTest.cpp | 168 +
.../Dialect/QuantOps/QuantizationUtilsTest.cpp | 168 -
.../Dialect/SPIRV/DeserializationTest.cpp | 4 +-
mlir/unittests/Dialect/SPIRV/SerializationTest.cpp | 5 +
openmp/libomptarget/deviceRTLs/CMakeLists.txt | 1 -
openmp/libomptarget/plugins/cuda/CMakeLists.txt | 8 +-
openmp/libomptarget/src/api.cpp | 1 +
openmp/libomptarget/src/rtl.h | 59 +-
polly/lib/CodeGen/PerfMonitor.cpp | 9 +-
pstl/include/pstl/internal/algorithm_impl.h | 12 +-
pstl/include/pstl/internal/glue_numeric_defs.h | 2 +-
pstl/include/pstl/internal/glue_numeric_impl.h | 18 +-
pstl/test/std/numerics/numeric.ops/scan.fail.cpp | 38 +
5180 files changed, 241683 insertions(+), 76312 deletions(-)
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctions [...]
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SpuriouslyWakeUpFunctionsCheck.h
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.cpp
create mode 100644 clang-tools-extra/clang-tidy/bugprone/SuspiciousIncludeCheck.h
create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...]
create mode 100644 clang-tools-extra/clang-tidy/cppcoreguidelines/AvoidNonConstGlo [...]
delete mode 100644 clang-tools-extra/clang-tidy/fuchsia/RestrictSystemIncludesCheck.cpp
delete mode 100644 clang-tools-extra/clang-tidy/fuchsia/RestrictSystemIncludesCheck.h
create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/CMakeLists.txt
create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/LLVMLibcTidyModule.cpp
create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeaders [...]
create mode 100644 clang-tools-extra/clang-tidy/llvmlibc/RestrictSystemLibcHeadersCheck.h
create mode 100644 clang-tools-extra/clang-tidy/portability/RestrictSystemIncludes [...]
create mode 100644 clang-tools-extra/clang-tidy/portability/RestrictSystemIncludesCheck.h
create mode 100644 clang-tools-extra/clang-tidy/utils/FileExtensionsUtils.cpp
create mode 100644 clang-tools-extra/clang-tidy/utils/FileExtensionsUtils.h
delete mode 100644 clang-tools-extra/clang-tidy/utils/HeaderFileExtensionsUtils.cpp
delete mode 100644 clang-tools-extra/clang-tidy/utils/HeaderFileExtensionsUtils.h
create mode 100644 clang-tools-extra/clangd/README.md
create mode 100644 clang-tools-extra/docs/_templates/clangd_redirect.html
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-spuriously-wa [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone-suspicious-in [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con36-c.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cert-con54-cpp.rst
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/cppcoreguidelines-avoi [...]
delete mode 100644 clang-tools-extra/docs/clang-tidy/checks/fuchsia-restrict-syste [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/llvmlibc-restrict-syst [...]
create mode 100644 clang-tools-extra/docs/clang-tidy/checks/portability-restrict-s [...]
delete mode 100644 clang-tools-extra/docs/clangd/ApplyClangTidyFixInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/ApplyFixInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInEmacsCompanyMode.png
delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInSublimeText.png
delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInVSCode.png
delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInYCM.png
delete mode 100644 clang-tools-extra/docs/clangd/CodeCompletionInsertsNamespaceQua [...]
delete mode 100644 clang-tools-extra/docs/clangd/DiagnosticsInEmacsEglot.png
delete mode 100644 clang-tools-extra/docs/clangd/ErrorsInVSCode.png
delete mode 100644 clang-tools-extra/docs/clangd/FindAllReferencesInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/FormatSelectionInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/GoToDefinitionInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/NavigationWithBreadcrumbsInVSCode.gif
delete mode 100644 clang-tools-extra/docs/clangd/OutlineInVSCode.png
create mode 100644 clang-tools-extra/docs/clangd/README.txt
delete mode 100644 clang-tools-extra/docs/clangd/SignatureHelpInVSCode.gif
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system-in [...]
copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...]
copy clang-tools-extra/{clangd/test/Inputs/background-index/sub_dir/compile_flags. [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{Headers => portability-res [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
copy clang-tools-extra/test/clang-tidy/checkers/Inputs/{modernize-deprecated-heade [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
rename clang-tools-extra/test/clang-tidy/checkers/Inputs/{fuchsia-restrict-system- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-spuriously- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-suspicious- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-av [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/cppcoreguidelines-sp [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...]
delete mode 100644 clang-tools-extra/test/clang-tidy/checkers/fuchsia-restrict-sys [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvmlibc-restrict-sy [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unconventional- [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...]
create mode 100644 clang-tools-extra/test/clang-tidy/checkers/portability-restrict [...]
create mode 100644 clang/include/clang/AST/ComputeDependence.h
create mode 100644 clang/include/clang/AST/DependenceFlags.h
delete mode 100644 clang/include/clang/AST/DependencyFlags.h
create mode 100644 clang/include/clang/Basic/BuiltinsSVE.def
create mode 100644 clang/include/clang/Basic/arm_cde.td
create mode 100644 clang/include/clang/Basic/arm_sve.td
create mode 100644 clang/lib/AST/ComputeDependence.cpp
create mode 100644 clang/lib/Sema/UsedDeclVisitor.h
create mode 100644 clang/test/AST/ast-dump-objc-arc-json.m
create mode 100644 clang/test/Analysis/cxx-inherited-ctor-is-skipped-as-top-level.cpp
create mode 100644 clang/test/Analysis/std-c-library-functions-arg-constraints.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-crash.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-datatypes.c
create mode 100644 clang/test/CodeGen/aarch64-sve-inline-asm-negative-test.c
create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1.c
create mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1_shortform.c
create mode 100644 clang/test/CodeGen/arm-cde-gpr.c
create mode 100644 clang/test/CodeGen/arm-cde-reinterpret.c
create mode 100644 clang/test/CodeGen/arm-cde-vec.c
create mode 100644 clang/test/CodeGen/arm-cde-vfp.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/ternary.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vaddv.c
create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/vqdmlad.c
create mode 100644 clang/test/CodeGen/arm-neon-range-checks.c
create mode 100644 clang/test/CodeGen/attr-loader-uninitialized.c
create mode 100644 clang/test/CodeGen/debug-info-sysroot-sdk.c
delete mode 100644 clang/test/CodeGen/debug-info-sysroot.c
create mode 100644 clang/test/CodeGen/inline-asm-p-constraint.c
create mode 100644 clang/test/CodeGen/mdouble.c
create mode 100644 clang/test/CodeGen/riscv-sdata-module-flag.c
delete mode 100644 clang/test/CodeGen/weak-global.c
delete mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.cu
create mode 100644 clang/test/CodeGenCUDA/hip-pinned-shadow.hip
create mode 100644 clang/test/CodeGenCXX/attr-loader-uninitialized.cpp
create mode 100644 clang/test/CodeGenCXX/ms-thunks-ehspec.cpp
create mode 100644 clang/test/CodeGenCXX/thunks-ehspec.cpp
create mode 100644 clang/test/CodeGenCXX/used-decl-visitor.cpp
create mode 100644 clang/test/CodeGenCoroutines/coro-return-voidtype-initlist.cpp
create mode 100644 clang/test/Driver/cl-options.cu
create mode 100644 clang/test/Driver/fmerge-constants.c
create mode 100644 clang/test/Driver/mdouble.c
create mode 100644 clang/test/Driver/memtag.c
create mode 100644 clang/test/Driver/no-common.c
create mode 100644 clang/test/Driver/riscv-sdata-warning.c
create mode 100644 clang/test/Headers/arm-cde-header.c
create mode 100644 clang/test/Import/objc-arc/Inputs/cleanup-objects.m
create mode 100644 clang/test/Import/objc-arc/test-cleanup-object.m
copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/A.h (100%)
copy clang/test/Modules/Inputs/{Rmodule-import => implicit-invalidate-chain}/B.h (100%)
create mode 100644 clang/test/Modules/Inputs/implicit-invalidate-chain/C.h
copy clang/test/Modules/Inputs/{relative-import-path => implicit-invalidate-chain} [...]
create mode 100644 clang/test/Modules/implicit-invalidate-chain.c
create mode 100644 clang/test/OpenMP/scan_ast_print.cpp
create mode 100644 clang/test/OpenMP/scan_messages.cpp
create mode 100644 clang/test/OpenMP/target_device_codegen.cpp
create mode 100644 clang/test/PCH/cxx2a-constraints.cpp
create mode 100644 clang/test/PCH/non-trivial-c-compound-literal.m
create mode 100644 clang/test/Parser/asm-qualifiers.c
create mode 100644 clang/test/Sema/arm-cde-immediates.c
create mode 100644 clang/test/Sema/attr-loader-uninitialized.c
create mode 100644 clang/test/Sema/attr-loader-uninitialized.cpp
create mode 100644 clang/test/Sema/builtin-returnaddress.c
delete mode 100644 clang/test/Sema/builtins-memcpy-inline.c
create mode 100644 clang/test/Sema/builtins-memcpy-inline.cpp
create mode 100644 clang/test/Sema/sizeless-1.c
create mode 100644 clang/test/SemaCXX/sizeless-1.cpp
create mode 100644 clang/test/SemaTemplate/dependent-typos-recovery.cpp
create mode 100644 clang/test/SemaTemplate/subst-into-subst.cpp
create mode 100644 clang/test/SemaTemplate/undeclared-template.cpp
delete mode 100644 clang/unittests/AST/OMPStructuredBlockTest.cpp
create mode 100644 clang/unittests/AST/SizelessTypesTest.cpp
create mode 100644 clang/unittests/StaticAnalyzer/CheckerRegistration.h
create mode 100644 clang/utils/TableGen/SveEmitter.cpp
create mode 100644 compiler-rt/test/tsan/pthread_atfork_deadlock2.c
create mode 100644 libc/AOR_v20.02/Makefile
create mode 100644 libc/AOR_v20.02/README.md
create mode 100644 libc/AOR_v20.02/config.mk
create mode 100644 libc/AOR_v20.02/config.mk.dist
create mode 100644 libc/AOR_v20.02/math/Dir.mk
create mode 100644 libc/AOR_v20.02/math/cosf.c
create mode 100644 libc/AOR_v20.02/math/exp.c
create mode 100644 libc/AOR_v20.02/math/exp2.c
create mode 100644 libc/AOR_v20.02/math/exp2f.c
create mode 100644 libc/AOR_v20.02/math/exp2f_data.c
create mode 100644 libc/AOR_v20.02/math/exp_data.c
create mode 100644 libc/AOR_v20.02/math/expf.c
create mode 100644 libc/AOR_v20.02/math/include/mathlib.h
create mode 100644 libc/AOR_v20.02/math/log.c
create mode 100644 libc/AOR_v20.02/math/log2.c
create mode 100644 libc/AOR_v20.02/math/log2_data.c
create mode 100644 libc/AOR_v20.02/math/log2f.c
create mode 100644 libc/AOR_v20.02/math/log2f_data.c
create mode 100644 libc/AOR_v20.02/math/log_data.c
create mode 100644 libc/AOR_v20.02/math/logf.c
create mode 100644 libc/AOR_v20.02/math/logf_data.c
create mode 100644 libc/AOR_v20.02/math/math_config.h
create mode 100644 libc/AOR_v20.02/math/math_err.c
create mode 100644 libc/AOR_v20.02/math/math_errf.c
create mode 100644 libc/AOR_v20.02/math/pow.c
create mode 100644 libc/AOR_v20.02/math/pow_log_data.c
create mode 100644 libc/AOR_v20.02/math/powf.c
create mode 100644 libc/AOR_v20.02/math/powf_log2_data.c
create mode 100644 libc/AOR_v20.02/math/s_cos.c
create mode 100644 libc/AOR_v20.02/math/s_cosf.c
create mode 100644 libc/AOR_v20.02/math/s_exp.c
create mode 100644 libc/AOR_v20.02/math/s_exp2f.c
create mode 100644 libc/AOR_v20.02/math/s_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/s_expf.c
create mode 100644 libc/AOR_v20.02/math/s_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/s_log.c
create mode 100644 libc/AOR_v20.02/math/s_logf.c
create mode 100644 libc/AOR_v20.02/math/s_pow.c
create mode 100644 libc/AOR_v20.02/math/s_powf.c
create mode 100644 libc/AOR_v20.02/math/s_sin.c
create mode 100644 libc/AOR_v20.02/math/s_sinf.c
create mode 100644 libc/AOR_v20.02/math/sincosf.c
create mode 100644 libc/AOR_v20.02/math/sincosf.h
create mode 100644 libc/AOR_v20.02/math/sincosf_data.c
create mode 100644 libc/AOR_v20.02/math/sinf.c
create mode 100644 libc/AOR_v20.02/math/test/mathbench.c
create mode 100644 libc/AOR_v20.02/math/test/mathtest.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/dotest.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/intern.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/main.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/random.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/random.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/semi.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/types.h
create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.c
create mode 100644 libc/AOR_v20.02/math/test/rtest/wrappers.h
create mode 100755 libc/AOR_v20.02/math/test/runulp.sh
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/cosf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/exp2f.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/expf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/log2f.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/logf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/pow.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/powf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sincosf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/directed/sinf.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/random/double.tst
create mode 100644 libc/AOR_v20.02/math/test/testcases/random/float.tst
create mode 100644 libc/AOR_v20.02/math/test/traces/exp.txt
create mode 100644 libc/AOR_v20.02/math/test/traces/sincosf.txt
create mode 100644 libc/AOR_v20.02/math/test/ulp.c
create mode 100644 libc/AOR_v20.02/math/test/ulp.h
create mode 100644 libc/AOR_v20.02/math/tools/cos.sollya
create mode 100644 libc/AOR_v20.02/math/tools/exp.sollya
create mode 100644 libc/AOR_v20.02/math/tools/exp2.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log2.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log2_abs.sollya
create mode 100644 libc/AOR_v20.02/math/tools/log_abs.sollya
create mode 100755 libc/AOR_v20.02/math/tools/plot.py
create mode 100755 libc/AOR_v20.02/math/tools/remez.jl
create mode 100644 libc/AOR_v20.02/math/tools/sin.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_exp.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_log.sollya
create mode 100644 libc/AOR_v20.02/math/tools/v_sin.sollya
create mode 100644 libc/AOR_v20.02/math/v_cos.c
create mode 100644 libc/AOR_v20.02/math/v_cosf.c
create mode 100644 libc/AOR_v20.02/math/v_exp.c
create mode 100644 libc/AOR_v20.02/math/v_exp.h
create mode 100644 libc/AOR_v20.02/math/v_exp2f.c
create mode 100644 libc/AOR_v20.02/math/v_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/v_exp_data.c
create mode 100644 libc/AOR_v20.02/math/v_expf.c
create mode 100644 libc/AOR_v20.02/math/v_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/v_log.c
create mode 100644 libc/AOR_v20.02/math/v_log.h
create mode 100644 libc/AOR_v20.02/math/v_log_data.c
create mode 100644 libc/AOR_v20.02/math/v_logf.c
create mode 100644 libc/AOR_v20.02/math/v_math.h
create mode 100644 libc/AOR_v20.02/math/v_pow.c
create mode 100644 libc/AOR_v20.02/math/v_powf.c
create mode 100644 libc/AOR_v20.02/math/v_sin.c
create mode 100644 libc/AOR_v20.02/math/v_sinf.c
create mode 100644 libc/AOR_v20.02/math/vn_cos.c
create mode 100644 libc/AOR_v20.02/math/vn_cosf.c
create mode 100644 libc/AOR_v20.02/math/vn_exp.c
create mode 100644 libc/AOR_v20.02/math/vn_exp2f.c
create mode 100644 libc/AOR_v20.02/math/vn_exp2f_1u.c
create mode 100644 libc/AOR_v20.02/math/vn_expf.c
create mode 100644 libc/AOR_v20.02/math/vn_expf_1u.c
create mode 100644 libc/AOR_v20.02/math/vn_log.c
create mode 100644 libc/AOR_v20.02/math/vn_logf.c
create mode 100644 libc/AOR_v20.02/math/vn_pow.c
create mode 100644 libc/AOR_v20.02/math/vn_powf.c
create mode 100644 libc/AOR_v20.02/math/vn_sin.c
create mode 100644 libc/AOR_v20.02/math/vn_sinf.c
create mode 100644 libc/AOR_v20.02/networking/Dir.mk
create mode 100644 libc/AOR_v20.02/networking/aarch64/chksum_simd.c
create mode 100644 libc/AOR_v20.02/networking/arm/chksum_simd.c
create mode 100644 libc/AOR_v20.02/networking/chksum.c
create mode 100644 libc/AOR_v20.02/networking/chksum_common.h
create mode 100644 libc/AOR_v20.02/networking/include/networking.h
create mode 100644 libc/AOR_v20.02/networking/test/chksum.c
create mode 100644 libc/AOR_v20.02/string/Dir.mk
create mode 100644 libc/AOR_v20.02/string/aarch64/check-arch.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memchr.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy-advsimd.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/memset.S
create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/stpcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-mte.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchr.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strchrnul.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strcpy.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-mte.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strlen.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strncmp.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strnlen.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr-sve.S
create mode 100644 libc/AOR_v20.02/string/aarch64/strrchr.S
create mode 100644 libc/AOR_v20.02/string/arm/check-arch.S
create mode 100644 libc/AOR_v20.02/string/arm/memchr.S
create mode 100644 libc/AOR_v20.02/string/arm/memcpy.S
create mode 100644 libc/AOR_v20.02/string/arm/memset.S
create mode 100644 libc/AOR_v20.02/string/arm/strcmp-armv6m.S
create mode 100644 libc/AOR_v20.02/string/arm/strcmp.S
create mode 100644 libc/AOR_v20.02/string/arm/strcpy.c
create mode 100644 libc/AOR_v20.02/string/arm/strlen-armv6t2.S
create mode 100644 libc/AOR_v20.02/string/asmdefs.h
create mode 100644 libc/AOR_v20.02/string/include/stringlib.h
create mode 100644 libc/AOR_v20.02/string/test/memchr.c
create mode 100644 libc/AOR_v20.02/string/test/memcmp.c
create mode 100644 libc/AOR_v20.02/string/test/memcpy.c
create mode 100644 libc/AOR_v20.02/string/test/memmove.c
create mode 100644 libc/AOR_v20.02/string/test/memset.c
create mode 100644 libc/AOR_v20.02/string/test/stpcpy.c
create mode 100644 libc/AOR_v20.02/string/test/strchr.c
create mode 100644 libc/AOR_v20.02/string/test/strchrnul.c
create mode 100644 libc/AOR_v20.02/string/test/strcmp.c
create mode 100644 libc/AOR_v20.02/string/test/strcpy.c
create mode 100644 libc/AOR_v20.02/string/test/strlen.c
create mode 100644 libc/AOR_v20.02/string/test/strncmp.c
create mode 100644 libc/AOR_v20.02/string/test/strnlen.c
create mode 100644 libc/AOR_v20.02/string/test/strrchr.c
create mode 100644 libc/AOR_v20.02/string/x86_64/check-arch.S
delete mode 100644 libc/cmake/modules/cpu_features/check_avx.cpp
delete mode 100644 libc/cmake/modules/cpu_features/check_avx512f.cpp
create mode 100644 libc/cmake/modules/cpu_features/check_cpu_features.cpp.in
delete mode 100644 libc/cmake/modules/cpu_features/check_sse.cpp
delete mode 100644 libc/cmake/modules/cpu_features/check_sse2.cpp
create mode 100644 libc/config/linux/threads.h.in
create mode 100644 libc/include/assert.h.def
create mode 100644 libc/src/assert/CMakeLists.txt
create mode 100644 libc/src/assert/__assert_fail.cpp
create mode 100644 libc/src/assert/assert.h
create mode 100644 libc/src/math/round.cpp
rename libc/src/math/{round => }/round.h (100%)
delete mode 100644 libc/src/math/round/CMakeLists.txt
delete mode 100644 libc/src/math/round/round.cpp
rename libc/src/math/{round => }/round_redirector.cpp (100%)
create mode 100644 libc/src/signal/linux/__restore.cpp
create mode 100644 libc/src/signal/linux/sigaction.cpp
create mode 100644 libc/src/signal/sigaction.h
create mode 100644 libc/src/string/memcpy.cpp
create mode 100644 libc/src/string/memcpy.h
create mode 100644 libc/src/string/memcpy_arch_specific.h.def
create mode 100644 libc/src/string/memory_utils/memcpy_utils.h
create mode 100644 libc/src/string/x86/CMakeLists.txt
create mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc
copy libc/src/{sys/mman => threads}/CMakeLists.txt (100%)
create mode 100644 libc/src/threads/linux/CMakeLists.txt
create mode 100644 libc/src/threads/linux/mtx_init.cpp
create mode 100644 libc/src/threads/linux/mtx_lock.cpp
create mode 100644 libc/src/threads/linux/mtx_unlock.cpp
create mode 100644 libc/src/threads/linux/thrd_create.cpp
create mode 100644 libc/src/threads/linux/thrd_join.cpp
create mode 100644 libc/src/threads/linux/thread_start_args.h.def
create mode 100644 libc/src/threads/linux/thread_utils.h
create mode 100644 libc/src/threads/linux/x86_64/thread_start_args.h.in
create mode 100644 libc/src/threads/mtx_init.h
create mode 100644 libc/src/threads/mtx_lock.h
create mode 100644 libc/src/threads/mtx_unlock.h
create mode 100644 libc/src/threads/thrd_create.h
create mode 100644 libc/src/threads/thrd_join.h
create mode 100644 libc/test/src/assert/CMakeLists.txt
create mode 100644 libc/test/src/assert/assert_test.cpp
create mode 100644 libc/test/src/signal/sigaction_test.cpp
create mode 100644 libc/test/src/string/memcpy_test.cpp
create mode 100644 libc/test/src/string/memory_utils/memcpy_utils_test.cpp
create mode 100644 libc/test/src/threads/CMakeLists.txt
create mode 100644 libc/test/src/threads/mtx_test.cpp
create mode 100644 libc/test/src/threads/thrd_test.cpp
create mode 100644 libc/utils/buildbot/Dockerfile
create mode 100644 libc/utils/buildbot/README.txt
create mode 100755 libc/utils/buildbot/run.sh
create mode 100644 libcxx/test/libcxx/selftest/test.file_dependencies.sh.cpp
create mode 100644 libcxx/test/libcxx/utilities/function.objects/func.wrap/depr_in [...]
create mode 100644 libcxx/utils/docker/debian9/buildbot/Dockerfile
create mode 100644 libcxx/utils/docker/debian9/buildbot/buildbot-auth.json
create mode 100644 libcxx/utils/docker/debian9/buildbot/docker-compose.yml
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-gcloud-agents.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/install-packages.sh
create mode 100755 libcxx/utils/docker/debian9/buildbot/run_buildbot.sh
delete mode 100644 libcxx/utils/docker/debian9/compilers.yml
delete mode 100644 libcxx/utils/docker/debian9/compilers/clang.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/compiler-zoo.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/compilers/gcc.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/docker-compose.yml
delete mode 100644 libcxx/utils/docker/debian9/llvm-buildbot-worker.Dockerfile
delete mode 100644 libcxx/utils/docker/debian9/llvm-builder-base.Dockerfile
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_gcc_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/build_llvm_version.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/docker_start_buildbots.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/buildbot/run_buildbot.sh
delete mode 100755 libcxx/utils/docker/debian9/scripts/install_clang_packages.sh
create mode 100644 libunwind/src/FrameHeaderCache.hpp
create mode 100644 libunwind/test/frameheadercache_test.pass.cpp
create mode 100644 lld/.clang-tidy
create mode 100644 lld/docs/ELF/linker_script.rst
create mode 100644 lld/test/COFF/pdb-tpi-aligned-records.test
create mode 100644 lld/test/ELF/hexagon-tls-gd-xform.s
delete mode 100644 lld/test/ELF/linkerscript/at-self-reference.s
create mode 100644 lld/test/ELF/linkerscript/section-address-align.test
delete mode 100644 lld/test/ELF/linkerscript/symbol-conflict.s
create mode 100644 lld/test/ELF/unique-orphans.s
create mode 100644 lldb/.clang-tidy
create mode 100644 lldb/include/lldb/Target/RegisterContextUnwind.h
create mode 100644 lldb/include/lldb/Target/UnwindLLDB.h
delete mode 100644 lldb/source/Host/netbsd/Host.cpp
create mode 100644 lldb/source/Host/netbsd/HostNetBSD.cpp
delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextLLDB.cpp
delete mode 100644 lldb/source/Plugins/Process/Utility/RegisterContextLLDB.h
delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindLLDB.cpp
delete mode 100644 lldb/source/Plugins/Process/Utility/UnwindLLDB.h
create mode 100644 lldb/source/Target/RegisterContextUnwind.cpp
create mode 100644 lldb/source/Target/UnwindLLDB.cpp
copy lldb/test/API/{android/platform => functionalities/reproducers/attach}/Makefi [...]
create mode 100644 lldb/test/API/functionalities/reproducers/attach/TestReproducer [...]
create mode 100644 lldb/test/API/functionalities/reproducers/attach/main.cpp
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/Makefile
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/TestZerothFrame.py
create mode 100644 lldb/test/API/functionalities/unwind/zeroth_frame/main.c
copy lldb/test/API/{commands/expression/entry-bp => lang/objc/modules-non-objc-tar [...]
create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/TestObjCModules [...]
create mode 100644 lldb/test/API/lang/objc/modules-non-objc-target/main.c
create mode 100644 lldb/test/API/sanity/TestSettingSkipping.py
create mode 100644 lldb/test/Shell/SymbolFile/DWARF/dwo-type-in-main-file.s
create mode 100644 llvm/docs/loop-terminology-guarded-loop.png
create mode 100644 llvm/docs/loop-terminology-initial-loop.png
create mode 100644 llvm/docs/loop-terminology-rotated-loop.png
delete mode 100644 llvm/examples/LLJITExamples/CMakeLists.txt
delete mode 100644 llvm/examples/LLJITExamples/LLJITWithLazyReexports/LLJITWithLaz [...]
create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/BasicOrcV2CBindings.c
create mode 100644 llvm/examples/OrcV2Examples/BasicOrcV2CBindings/CMakeLists.txt
create mode 100644 llvm/examples/OrcV2Examples/CMakeLists.txt
rename llvm/examples/{LLJITExamples => OrcV2Examples}/ExampleModules.h (100%)
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/CMakeLists. [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITDumpObjects/LLJITDumpOb [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithCustomObjectLinking [...]
create mode 100644 llvm/examples/OrcV2Examples/LLJITWithGDBRegistrationListener/CM [...]
create mode 100644 llvm/examples/OrcV2Examples/LLJITWithGDBRegistrationListener/LL [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithLazyReexports/CMake [...]
create mode 100644 llvm/examples/OrcV2Examples/LLJITWithLazyReexports/LLJITWithLaz [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/CMakeLi [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectCache/LLJITWi [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...]
rename llvm/examples/{LLJITExamples => OrcV2Examples}/LLJITWithObjectLinkingLayerP [...]
create mode 100644 llvm/include/llvm-c/Orc.h
create mode 100644 llvm/include/llvm/CodeGen/CommandFlags.h
delete mode 100644 llvm/include/llvm/CodeGen/CommandFlags.inc
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFGraph.h (100%)
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFLiveness.h (100%)
rename llvm/{lib/Target/Hexagon => include/llvm/CodeGen}/RDFRegisters.h (100%)
create mode 100644 llvm/include/llvm/CodeGen/Spiller.h
create mode 100644 llvm/include/llvm/IR/KnowledgeRetention.h
create mode 100644 llvm/include/llvm/IR/VPIntrinsics.def
create mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.h
delete mode 100644 llvm/include/llvm/MC/MCTargetOptionsCommandFlags.inc
delete mode 100644 llvm/include/llvm/Transforms/Utils/KnowledgeRetention.h
create mode 100644 llvm/lib/CodeGen/BBSectionsPrepare.cpp
create mode 100644 llvm/lib/CodeGen/CommandFlags.cpp
create mode 100644 llvm/lib/CodeGen/RDFGraph.cpp
create mode 100644 llvm/lib/CodeGen/RDFLiveness.cpp
create mode 100644 llvm/lib/CodeGen/RDFRegisters.cpp
delete mode 100644 llvm/lib/CodeGen/Spiller.h
create mode 100644 llvm/lib/ExecutionEngine/Orc/OrcV2CBindings.cpp
create mode 100644 llvm/lib/IR/KnowledgeRetention.cpp
create mode 100644 llvm/lib/MC/MCTargetOptionsCommandFlags.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFGraph.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFLiveness.cpp
delete mode 100644 llvm/lib/Target/Hexagon/RDFRegisters.cpp
create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.cpp
create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.def
create mode 100644 llvm/lib/Target/PowerPC/PPCMacroFusion.h
delete mode 100644 llvm/lib/Target/VE/InstPrinter/CMakeLists.txt
delete mode 100644 llvm/lib/Target/VE/InstPrinter/LLVMBuild.txt
rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.cpp (100%)
rename llvm/lib/Target/VE/{InstPrinter => MCTargetDesc}/VEInstPrinter.h (100%)
delete mode 100644 llvm/lib/Transforms/Utils/KnowledgeRetention.cpp
create mode 100644 llvm/test/Analysis/CostModel/X86/fmaxnum.ll
create mode 100644 llvm/test/Analysis/CostModel/X86/fminnum.ll
create mode 100644 llvm/test/Analysis/MemorySSA/scalable-vec.ll
create mode 100644 llvm/test/Analysis/ScalarEvolution/scalable-vector.ll
create mode 100644 llvm/test/Analysis/StackSafetyAnalysis/ipa-attr.ll
delete mode 100644 llvm/test/Analysis/ValueTracking/known-signbit-shift.ll
create mode 100644 llvm/test/Assembler/dbg-checksum.ll
create mode 100644 llvm/test/Bitcode/upgrade-garbage-collection-for-objc.ll
create mode 100644 llvm/test/Bitcode/upgrade-garbage-collection-for-swift.ll
create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-undef.mir
create mode 100644 llvm/test/CodeGen/AArch64/aarch64-ldst-no-premature-sp-pop.mir
create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-trunc-build-vec.ll
create mode 100644 llvm/test/CodeGen/AArch64/machine-outliner-iterative.mir
create mode 100644 llvm/test/CodeGen/AArch64/scalable-vector-promotion.ll
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scal [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-vect [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-sel.ll
create mode 100644 llvm/test/CodeGen/AArch64/sve-intrinsics-shifts-merging.ll
create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-contiguous-conflict-d [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-gather-loads-64bit [...]
create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-scatter-stores-64b [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/add.v2i16.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-trunc.mir
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-scalar-packed.x [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image. [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.a [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.dim.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.image.gather4.o.dim.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-add.s16.mir
rename llvm/test/CodeGen/AMDGPU/GlobalISel/{regbankselect-add.mir => regbankselect [...]
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-add.v2s16.mir
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-copy.mir
create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/shlN_add.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/callee-special-input-sgprs-fixed-abi.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/cc-update.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/fshl.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/fshr.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/indirect-call.ll
create mode 100644 llvm/test/CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir
create mode 100755 llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll
delete mode 100644 llvm/test/CodeGen/AMDGPU/sp-too-many-input-sgprs.ll
create mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll
create mode 100644 llvm/test/CodeGen/ARM/indvar-cost.ll
create mode 100644 llvm/test/CodeGen/ARM/indvar-unroll-imm-cost.ll
create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills-exceptions.ll
create mode 100644 llvm/test/CodeGen/ARM/ipra-extra-spills.ll
create mode 100644 llvm/test/CodeGen/ARM/lower-vmax.ll
delete mode 100644 llvm/test/CodeGen/ARM/shift_parts.ll
create mode 100644 llvm/test/CodeGen/Generic/csw-debug-assert.ll
create mode 100644 llvm/test/CodeGen/MIR/AArch64/mir-canon-constant-pool-hash.mir
delete mode 100644 llvm/test/CodeGen/MIR/AMDGPU/mfi-parse-error-scratch-wave-offse [...]
delete mode 100644 llvm/test/CodeGen/MIR/AMDGPU/mfi-scratch-wave-offset-reg-class.mir
delete mode 100644 llvm/test/CodeGen/PowerPC/aix-byval-param.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-cc-byval.ll
create mode 100644 llvm/test/CodeGen/PowerPC/aix-print-pc.mir
create mode 100644 llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll
create mode 100644 llvm/test/CodeGen/PowerPC/early-ret.mir
create mode 100644 llvm/test/CodeGen/PowerPC/fma-precision.ll
create mode 100644 llvm/test/CodeGen/PowerPC/fp-strict-f128.ll
create mode 100644 llvm/test/CodeGen/PowerPC/fp-strict.ll
create mode 100644 llvm/test/CodeGen/PowerPC/ifcvt.mir
create mode 100644 llvm/test/CodeGen/PowerPC/macro-fusion.ll
create mode 100644 llvm/test/CodeGen/PowerPC/ppc32-i64-to-float-conv.ll
create mode 100644 llvm/test/CodeGen/RISCV/fp-imm.ll
create mode 100644 llvm/test/CodeGen/SystemZ/cond-move-10.ll
create mode 100644 llvm/test/CodeGen/SystemZ/int-cmp-56.mir
create mode 100644 llvm/test/CodeGen/SystemZ/vec-move-23.ll
create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/invariant-qreg.mir
create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/predicated-invariant.mir
create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/unpredicated-max.mir
create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vaddv.mir
create mode 100644 llvm/test/CodeGen/Thumb2/cde-gpr.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vec.ll
create mode 100644 llvm/test/CodeGen/Thumb2/cde-vfp.ll
create mode 100644 llvm/test/CodeGen/Thumb2/fir.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-float16regloops.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-float32regloops.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-const.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/longshift-demand.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/ternary.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vaddv.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/vqdmlad.ll
create mode 100644 llvm/test/CodeGen/Thumb2/mve-vmull.ll
create mode 100644 llvm/test/CodeGen/Thumb2/shift_parts.ll
create mode 100644 llvm/test/CodeGen/VE/sjlj_except.ll
create mode 100644 llvm/test/CodeGen/WebAssembly/simd-shift-unroll.ll
create mode 100644 llvm/test/CodeGen/WebAssembly/swiftcc.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-cold.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-directjumps.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-eh.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-labels.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-list.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-listbb.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-parse.mir
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections-mir-print.ll
create mode 100644 llvm/test/CodeGen/X86/basicblock-sections.ll
delete mode 100644 llvm/test/CodeGen/X86/cfi-epilogue-with-return.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-epilogue-without-return.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-inserter-callee-save-register.mir
delete mode 100644 llvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-csr.mir
create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll
create mode 100644 llvm/test/CodeGen/X86/memcmp-constant.ll
create mode 100644 llvm/test/CodeGen/X86/stack-guard-oob.ll
create mode 100644 llvm/test/CodeGen/X86/statepoint-duplicates-export.ll
create mode 100644 llvm/test/CodeGen/X86/statepoint-stackmap-size.ll
create mode 100644 llvm/test/DebugInfo/AArch64/dbgcall-site-float-entry-value.ll
delete mode 100644 llvm/test/DebugInfo/AMDGPU/register-mapping.s
create mode 100644 llvm/test/DebugInfo/MIR/X86/call-site-param-mov16.mir
create mode 100644 llvm/test/DebugInfo/MIR/X86/callsite-stack-value.mir
create mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll
create mode 100644 llvm/test/DebugInfo/X86/pr45181.ll
rename llvm/test/ExecutionEngine/JITLink/AArch64/{MachO_Arm64_relocations.s => Mac [...]
create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_global_linke [...]
create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_internal_lin [...]
create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/MachO_weak_defs_extra.s
create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/MachO_linker_private_symbols.s
create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/MachO_weak_definitions.s
create mode 100644 llvm/test/ExecutionEngine/OrcLazy/minimal-throw-catch.ll
create mode 100644 llvm/test/IR/assume-builder.ll
create mode 100644 llvm/test/Linker/Inputs/empty-objc.ll
create mode 100644 llvm/test/Linker/empty-swift.ll
create mode 100644 llvm/test/MC/COFF/weak-name.s
create mode 100644 llvm/test/MC/Mips/mips3d/valid.s
delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-1.s
delete mode 100644 llvm/test/MC/X86/Inputs/align-branch-64-2.s
delete mode 100644 llvm/test/MC/X86/align-branch-32-1a.s
create mode 100644 llvm/test/MC/X86/align-branch-32-work.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1b.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1c.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-1d.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2b.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-2c.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-3a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-4a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-5a.s
delete mode 100644 llvm/test/MC/X86/align-branch-64-6a.s
create mode 100644 llvm/test/MC/X86/align-branch-64-align.s
rename llvm/test/MC/X86/{align-branch-64.s => align-branch-64-basic.s} (100%)
rename llvm/test/MC/X86/{align-branch-64-7a.s => align-branch-64-bundle.s} (100%)
create mode 100644 llvm/test/MC/X86/align-branch-64-fused.s
create mode 100644 llvm/test/MC/X86/align-branch-64-general.s
create mode 100644 llvm/test/MC/X86/align-branch-64-hardcode.s
create mode 100644 llvm/test/MC/X86/align-branch-64-mixed.s
create mode 100644 llvm/test/MC/X86/align-branch-64-necessary.s
create mode 100644 llvm/test/MC/X86/align-branch-64-prefix.s
create mode 100644 llvm/test/MC/X86/align-branch-64-relax-all.s
create mode 100644 llvm/test/MC/X86/align-branch-64-section-size.s
create mode 100644 llvm/test/MC/X86/align-branch-64-single.s
rename llvm/test/{CodeGen => MC}/X86/align-branch-boundary-default.s (100%)
create mode 100644 llvm/test/MC/X86/align-branch-variant-symbol.s
create mode 100644 llvm/test/MC/X86/align-via-padding.s
create mode 100644 llvm/test/MC/X86/prefix-padding-32.s
create mode 100644 llvm/test/MC/X86/prefix-padding-64.s
create mode 100644 llvm/test/MC/X86/relax-offset.s
create mode 100644 llvm/test/Object/objc-swift-mixed-imageinfo-macho.ll
create mode 100644 llvm/test/TableGen/AsmPredicateCombining.td
create mode 100644 llvm/test/TableGen/AsmPredicateCombiningRISCV.td
create mode 100644 llvm/test/Transforms/Attributor/alwaysinline.ll
create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/freeze-cmp.ll
create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...]
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memset-unknown-sizes.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-multipath.ll
create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-overlap.ll
create mode 100644 llvm/test/Transforms/InstCombine/call-returned.ll
create mode 100644 llvm/test/Transforms/InstCombine/ctpop-cttz.ll
create mode 100644 llvm/test/Transforms/InstCombine/known-bits.ll
create mode 100644 llvm/test/Transforms/InstCombine/known-signbit-shift.ll
delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio-mingw.ll
delete mode 100644 llvm/test/Transforms/InstCombine/unlocked-stdio.ll
create mode 100644 llvm/test/Transforms/InstCombine/volatile_load_cast.ll
create mode 100644 llvm/test/Transforms/InstCombine/vscale_alloca.ll
create mode 100644 llvm/test/Transforms/InstSimplify/vscale.ll
create mode 100644 llvm/test/Transforms/JumpThreading/PR44611-across-header-hang.ll
create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll
create mode 100644 llvm/test/Transforms/LoopInterchange/lcssa-preheader.ll
create mode 100644 llvm/test/Transforms/LoopUnroll/wrong_assert_in_peeling.ll
create mode 100644 llvm/test/Transforms/LowerMatrixIntrinsics/remarks-inlining.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/store-to-memset-is-nonzero-type.ll
create mode 100644 llvm/test/Transforms/MemCpyOpt/vscale-memset.ll
delete mode 100644 llvm/test/Transforms/ObjCARC/contract-max-bb-size.ll
create mode 100644 llvm/test/Transforms/OpenMP/add_attributes.ll
create mode 100644 llvm/test/Transforms/Reassociate/cse-pairs.ll
create mode 100644 llvm/test/Transforms/SCCP/binaryops-range-special-cases.ll
create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll
create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-binaryops.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-phis.ll
create mode 100644 llvm/test/Transforms/SCCP/ip-ranges-select.ll
create mode 100644 llvm/test/Transforms/SCCP/ipsccp-range-crashes.ll
create mode 100644 llvm/test/Transforms/SCCP/phis.ll
create mode 100644 llvm/test/Transforms/SCCP/pr45185-range-predinfo.ll
create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll
create mode 100644 llvm/test/Transforms/SCCP/range-and.ll
create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-fu [...]
create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/invalid_type.ll
create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/scalable-vector.ll
create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll
create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll
create mode 100644 llvm/test/Transforms/SimplifyCFG/PowerPC/prefer-fma.ll
create mode 100644 llvm/test/Transforms/SimplifyCFG/callbr-destinations.ll
delete mode 100644 llvm/test/Transforms/Util/assume-builder.ll
create mode 100644 llvm/test/Verifier/assume-bundles.ll
create mode 100644 llvm/test/Verifier/vp-intrinsics.ll
create mode 100644 llvm/test/tools/llvm-ar/lto-kind-from-triple.test
create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_expr_convert_generic.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32-fat.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/arm64_32.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/mach-print-armv8crypto.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-arm64e.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-fat-arm-disasm.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-kextbundle.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-link-opt-hints.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-mrs.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread-arm64_32.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-print-thread.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/macho-zerofill.s
delete mode 100644 llvm/test/tools/llvm-objdump/AArch64/plt.test
delete mode 100644 llvm/test/tools/llvm-objdump/AMDGPU/source-lines.ll
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/it-nv.txt
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arch-armv7m-flag.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-arm-and-thumb.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-data-in-code.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mattr-arm.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-mcpu-arm.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-private-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/macho-v7m.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/mh_dylib_header.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/reg-names.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/unknown-instr.test
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5t-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5te-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v5tej-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-neg-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6k-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6m-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v6t2-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-neg-subfeature.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7a-subfeature.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-neg-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v7m-subfeatures.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8a-subarch.s
delete mode 100644 llvm/test/tools/llvm-objdump/ARM/v8r-subarch.s
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/eh_frame-coff.yaml (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/export.dll.coff-i386 (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/file-aux-record.yaml (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/file.obj.coff-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/large-bss.obj.coff-i386 (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/library.lib (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/many-relocs.obj-i386 (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/nop.exe.coff-i386 (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/tls.exe.coff-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...]
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...]
rename llvm/test/tools/llvm-objdump/{ => COFF}/Inputs/win64-unwind.exe.coff-x86_64 [...]
create mode 100644 llvm/test/tools/llvm-objdump/COFF/eh_frame.test
create mode 100644 llvm/test/tools/llvm-objdump/COFF/file-headers.test
rename llvm/test/tools/llvm-objdump/{coff-file.test => COFF/file.test} (100%)
rename llvm/test/tools/llvm-objdump/{ => COFF}/hex-relocation-addr.test (100%)
rename llvm/test/tools/llvm-objdump/{coff-import-library.test => COFF/import-libra [...]
rename llvm/test/tools/llvm-objdump/{coff-large-bss.test => COFF/large-bss.test} (100%)
rename llvm/test/tools/llvm-objdump/{coff-many-relocs.test => COFF/many-relocs.tes [...]
rename llvm/test/tools/llvm-objdump/{coff-non-null-terminated-file.test => COFF/no [...]
rename llvm/test/tools/llvm-objdump/{coff-private-headers.test => COFF/private-hea [...]
rename llvm/test/tools/llvm-objdump/{ => COFF}/win64-unwind-data.test (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/Inputs/cfi.elf-aarch64 (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/elf-aarch64-mapping-symbols. [...]
rename llvm/test/tools/llvm-objdump/{ => ELF}/AArch64/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test
rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/Inputs/source-lines.cl (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/AMDGPU/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/AMDGPU/source-lines.ll
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/disassemble-code-data-mix.s (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/invalid-instruction.s (100%)
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/ELF}/ARM/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/reg-names.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/unknown-instr.test
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5t-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5te-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v5tej-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-neg-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6k-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6m-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v6t2-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-neg-subfeature.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7a-subfeature.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-neg-subfeatures.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v7m-subfeatures.s
rename llvm/test/tools/llvm-objdump/{ => ELF}/ARM/v7r-subfeatures.s (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8a-subarch.s
create mode 100644 llvm/test/tools/llvm-objdump/ELF/ARM/v8r-subarch.s
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/Inputs/source-interleave-hex [...]
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Hexagon/source-interleave-hexagon.ll (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Inputs/call-absolute-symbol.elf-x86_ [...]
rename llvm/test/tools/llvm-objdump/{ => ELF}/Inputs/proc-specific-section-elf (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/disassemble-all.test (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/Mips/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/branch-offset.s (100%)
copy llvm/test/tools/llvm-objdump/{ => ELF}/PowerPC/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/call-absolute-symbol.test
rename llvm/test/tools/llvm-objdump/{elf-dynamic-section-machine-specific.test => [...]
rename llvm/test/tools/llvm-objdump/{elf-dynamic-section.test => ELF/dynamic-secti [...]
create mode 100644 llvm/test/tools/llvm-objdump/ELF/file-headers.test
rename llvm/test/tools/llvm-objdump/{proc-specific-section-elf.test => ELF/proc-sp [...]
rename llvm/test/tools/llvm-objdump/{elf-pt-gnu-property.test => ELF/pt-gnu-proper [...]
rename llvm/test/tools/llvm-objdump/{relocations-elf.test => ELF/relocations.test} (100%)
create mode 100644 llvm/test/tools/llvm-objdump/ELF/symbol-table.test
rename llvm/test/tools/llvm-objdump/{elf-symbol-visibility.test => ELF/symbol-visi [...]
rename llvm/test/tools/llvm-objdump/{verdef-elf.test => ELF/verdef.test} (100%)
rename llvm/test/tools/llvm-objdump/{verneed-elf.test => ELF/verneed.test} (100%)
delete mode 100644 llvm/test/tools/llvm-objdump/Inputs/common-symbol-elf
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.exe.macho-aarc [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/ObjC.obj.macho-aarc [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64_32-fat.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/arm64e.macho.yaml (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/fat.macho-armv7s-ar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.exe.macho-aar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/hello.obj.macho-aar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/kextbundle.macho-aa [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/link-opt-hints.mach [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-armv8crypto.o [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/print-mrs.obj.macho [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/reloc-addend.obj.ma [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-aarch6 [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/Inputs/thread.macho-arm64_ [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32-fat.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/arm64_32.s
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/AArch64/lit.local. [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/mach-print-armv8crypto.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-arm64e.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-fat-arm-disasm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-kextbundle.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-link-opt-hints.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-mrs.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread-a [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-print-thread.test
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-private-headers.test (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/macho-reloc-addend.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-symbolized-dis [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/AArch64/macho-zerofill.s
rename llvm/test/tools/llvm-objdump/{ => MachO}/AArch64/pc-rel-targets.test (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/data-in-code.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/divs.macho-armv7s (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/fat-armv7m.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.exe.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/hello.obj.macho-arm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/it-nv.o (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/mh_dylib_header.macho-a [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/reloc-half.obj.macho-ar [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/ARM/Inputs/thumb.armv7m (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arch-armv7m-flag.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/arm-and-thumb.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/data-in-code.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/it-nv.txt
copy llvm/test/{Analysis/CostModel => tools/llvm-objdump/MachO}/ARM/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mattr-arm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mcpu-arm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/mh_dylib_header.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-nomcpu-armv7s.test => MachO/ARM/nom [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/private-headers.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-reloc-half.test => MachO/ARM/reloc- [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/symbolized-disassembly.test
rename llvm/test/tools/llvm-objdump/{ARM/macho-symbolized-subtractor.test => MachO [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/ARM/v7m.test
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/LLVM-bundle.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.exe.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/ObjC.obj.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.exe.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc1.32bit.obj.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.exe.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.32bit.obj.macho-i3 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.exe.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.dylib-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/Objc2.64bit.obj.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bad-ordinal.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bind.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/bind2.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/codesig.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/compact-unwind.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/compact-unwind.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibLoadKinds.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibModInit.macho-x86_6 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibRoutines.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubClient.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubFramework.macho- [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubLibrary.macho-x8 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/dylibSubUmbrella.macho-x [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/eh_frame.macho-arm64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/empty.macho-armv7 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/exeThread.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/exports-trie.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-fat.dwarf (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello-macho-thin.dwarf (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.exe.stripped.macho [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello.obj.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/hello_cpp.exe.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/kextbundle.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/lazy-bind.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/linkerOption.macho-x86_6 [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-add-addr-imm-sca [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-add_addr_uleb (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-bad-opcode-value (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-bind-add-addr-ul [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-do-bind-no-segIn [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-ordinal-ul [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-dylib-special-im [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-seg-too-big (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-segoff-too-big (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-addend-sleb (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-symbol (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-set-type-imm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-bind-uleb-times-skipp [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-disassemble-stab-x [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-do-bind-no-dylib-ordi [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-do-bind-no-symbol (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-inconsistant-export (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-bind-entry (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-linker-com [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-reloc-sect [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-ind [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-lib [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-nse [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-invalid-symbol-str [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do-bind-add-addr [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do-bind-uleb-tim [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-lazy-do_bind_add_addr [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-multiple-text (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-preload-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-imm-s [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-uleb (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-add-addr-uleb- [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-bad-opcode-val [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-imm-times (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-seg-too-big (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-segoff-too-big (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-set-type-imm (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-malformed [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-times (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-rebase-uleb-times-ski [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-stabs-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-export-info- [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-export-info- [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-kind (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-bad-library-ordi [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-children-count-b [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-edge-string-end (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-export-info-size [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-import-name-end (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-import-name-star [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-node-loop (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-trie-not-export-node (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal-archive. [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal.x86_64.i [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/macho-universal64.x86_64 [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-o [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-o [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/macho-weak-bind-set-dylib-s [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/malformed-macho.bin (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/0000003 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/malformed-machos/mem-cru [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/malformed-unwind.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/nofirst-symbol.macho-x86 [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/note.macho-x86 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/objModInit.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/rebase.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/section.macho-armv7 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stub-nosyms.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/stubbed.dylib.macho-x86_ [...]
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/thread.macho-i386 (100%)
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/Inputs/truncated-section.dylib. [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info-no-relocs.macho [...]
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info.macho-arm64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/unwind-info.macho-x86_64 (100%)
rename llvm/test/tools/llvm-objdump/{ => MachO}/Inputs/weak-bind.macho-x86_64 (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/LLVM-bundle.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/archive-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-bind.test
rename llvm/test/tools/llvm-objdump/{macho-bad-dysymtab.test => MachO/bad-dysymtab [...]
create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-ordinal.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/bad-trie.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/bind.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/bind2.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/build-version.yaml
create mode 100644 llvm/test/tools/llvm-objdump/MachO/compact-unwind-i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/compact-unwind-x86_64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/cstring-dump.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/data-in-code.ll
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-no-leading-addr.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dis-symname.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-all.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-g-dsym.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-kextbundle.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stab.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/disassemble-stripped.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/dylib.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/eh_frame-arm64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/exports-trie.test
rename llvm/test/tools/llvm-objdump/{X86 => MachO}/hex-displacement.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/image-info.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/indirect-symbols.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist-nofollow.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/info-plist.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/lazy-bind.test
copy llvm/test/{Analysis/CostModel/X86 => tools/llvm-objdump/MachO}/lit.local.cfg (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literal-pointers-x86_64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/literals.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/maccatalyst-build-version.yaml
create mode 100644 llvm/test/tools/llvm-objdump/MachO/macho-objc-meta-data.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-machos.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed-unwind-x86_64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/malformed.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/nofirst-symbol-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/nontext-disasm.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/objc-meta-data.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/preload-relocations.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/print-thread.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-header.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/private-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/rebase.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/relocations.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-contents.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section-headers.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/section.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/sections.test
rename llvm/test/tools/llvm-objdump/{macho-stabs.test => MachO/stabs.test} (100%)
create mode 100644 llvm/test/tools/llvm-objdump/MachO/stub-nosyms-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/stubbed-dylib.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbol-table.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-disassembly.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor-i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/symbolized-subtractor.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/truncated-section.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/universal-x86_64.i386.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-arm64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-no-relocs.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-x86_64.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info.test
create mode 100644 llvm/test/tools/llvm-objdump/MachO/weak-bind.test
delete mode 100644 llvm/test/tools/llvm-objdump/WebAssembly/symbol-table.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-archive-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-build-version.yaml
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-cstring-dump.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-data-in-code.ll
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-no-leading-addr.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dis-symname.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-all.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-g-dsym.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-kextbundle.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stab.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-disassemble-stripped.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-dylib.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-image-info.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-indirect-symbols.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist-nofollow.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-info-plist.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literal-pointers-x86_64.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-literals.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-maccatalyst-build-version.yaml
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nofirst-symbol-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-nontext-disasm.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-objc-meta-data.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-preload-relocations.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-print-thread.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-header.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-private-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-relocations.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-contents.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section-headers.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-section.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-stub-nosyms-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbol-table.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-disassembly.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor-i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-symbolized-subtractor.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-universal-x86_64.i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/macho-unwind-info.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/malformed-machos.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/stubbed-dylib.test
delete mode 100644 llvm/test/tools/llvm-objdump/X86/truncated-section.test
rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-long-sec-names.o (100%)
rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-section-headers-trunc [...]
rename llvm/test/tools/llvm-objdump/{ => XCOFF}/Inputs/xcoff-section-headers.o (100%)
rename llvm/test/tools/llvm-objdump/{xcoff-disassemble-all.test => XCOFF/disassemb [...]
rename llvm/test/tools/llvm-objdump/{xcoff-raw-section-data.test => XCOFF/raw-sect [...]
rename llvm/test/tools/llvm-objdump/{xcoff-section-headers.test => XCOFF/section-h [...]
delete mode 100644 llvm/test/tools/llvm-objdump/call-absolute-symbol-elf.test
delete mode 100644 llvm/test/tools/llvm-objdump/common-symbol-elf.test
delete mode 100644 llvm/test/tools/llvm-objdump/eh_frame-arm64.test
delete mode 100644 llvm/test/tools/llvm-objdump/eh_frame-coff.test
delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-coff.test
delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-elf.test
delete mode 100644 llvm/test/tools/llvm-objdump/file-headers-unsupported.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-LLVM-bundle.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-bind.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-ordinal.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-bad-trie.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-bind.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-bind2.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-compact-unwind-i386.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-compact-unwind-x86_64.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-exports-trie.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-lazy-bind.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-objc-meta-data.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-rebase.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-sections.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-arm64.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-no-relocs.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-unwind-info-x86_64.test
delete mode 100644 llvm/test/tools/llvm-objdump/macho-weak-bind.test
delete mode 100644 llvm/test/tools/llvm-objdump/malformed-macho.test
delete mode 100644 llvm/test/tools/llvm-objdump/malformed-unwind-x86_64.test
delete mode 100644 llvm/test/tools/llvm-objdump/symbol-table-elf.test
delete mode 100644 llvm/test/tools/llvm-objdump/wasm.txt
rename llvm/test/tools/llvm-objdump/{ => wasm}/Inputs/corrupt-section.wasm (100%)
rename llvm/test/tools/llvm-objdump/{ => wasm}/Inputs/trivial.obj.wasm (100%)
create mode 100644 llvm/test/tools/llvm-objdump/wasm/file-headers-unsupported.test
rename llvm/test/tools/llvm-objdump/{WebAssembly => wasm}/lit.local.cfg (100%)
rename llvm/test/tools/llvm-objdump/{WebAssembly => wasm}/relocations.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/wasm/symbol-table.test
rename llvm/test/tools/llvm-objdump/{ => wasm}/wasm-corrupt-section.test (100%)
create mode 100644 llvm/test/tools/llvm-objdump/wasm/wasm.txt
create mode 100644 llvm/test/tools/llvm-readobj/COFF/Inputs/has-cet.exe
create mode 100644 llvm/test/tools/llvm-readobj/COFF/cetcompat.test
create mode 100644 llvm/test/tools/llvm-readobj/ELF/reloc-addends.test
delete mode 100755 llvm/test/tools/obj2yaml/Inputs/crt1.o
delete mode 100644 llvm/test/tools/obj2yaml/missing_symtab.test
create mode 100644 llvm/test/tools/obj2yaml/rel-rela-section.yaml
create mode 100644 llvm/test/tools/obj2yaml/relocation-addend.yaml
create mode 100644 llvm/test/tools/yaml2obj/ELF/program-header-address.yaml
create mode 100644 llvm/test/tools/yaml2obj/ELF/relocation-addend.yaml
create mode 100644 llvm/unittests/IR/KnowledgeRetentionTest.cpp
create mode 100644 llvm/unittests/IR/VPIntrinsicTest.cpp
create mode 100644 llvm/unittests/Object/ArchiveTest.cpp
delete mode 100644 llvm/unittests/Transforms/Utils/KnowledgeRetentionTest.cpp
create mode 100644 llvm/utils/gn/secondary/clang-tools-extra/clang-tidy/llvmlibc/BUILD.gn
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/does-not-succeed-with [...]
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/lit.cfg
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/more-than-one-allow-r [...]
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/not-a-valid-integer.py
create mode 100644 llvm/utils/lit/tests/Inputs/allow-retries/succeeds-within-limit.py
create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/lit.cfg
create mode 100644 llvm/utils/lit/tests/Inputs/test_retry_attempts/test.py
create mode 100644 llvm/utils/lit/tests/allow-retries.py
create mode 100644 mlir/cmake/modules/MLIRConfig.cmake.in
delete mode 100644 mlir/include/mlir/Analysis/CMakeLists.txt
delete mode 100644 mlir/include/mlir/Analysis/CallInterfaces.h
delete mode 100644 mlir/include/mlir/Analysis/CallInterfaces.td
delete mode 100644 mlir/include/mlir/Analysis/ControlFlowInterfaces.h
delete mode 100644 mlir/include/mlir/Analysis/ControlFlowInterfaces.td
delete mode 100644 mlir/include/mlir/Analysis/InferTypeOpInterface.h
create mode 100644 mlir/include/mlir/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.h
create mode 100644 mlir/include/mlir/Conversion/StandardToStandard/StandardToStandard.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512.td
create mode 100644 mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h
create mode 100644 mlir/include/mlir/Dialect/AVX512/CMakeLists.txt
copy mlir/include/mlir/Dialect/{Shape => Affine}/CMakeLists.txt (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/EDSC/Builders.h
create mode 100644 mlir/include/mlir/Dialect/Affine/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineOps.h
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineOps.td
rename mlir/include/mlir/Dialect/{AffineOps => Affine/IR}/AffineOpsBase.td (100%)
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/AffineValueMap.h
create mode 100644 mlir/include/mlir/Dialect/Affine/IR/CMakeLists.txt
create mode 100644 mlir/include/mlir/Dialect/Affine/Passes.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineOps.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineOps.td
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineValueMap.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/CMakeLists.txt
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/EDSC/Builders.h
delete mode 100644 mlir/include/mlir/Dialect/AffineOps/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512Dialect.h
create mode 100644 mlir/include/mlir/Dialect/LLVMIR/Transforms/LegalizeForExport.h
create mode 100644 mlir/include/mlir/Dialect/Quant/CMakeLists.txt
create mode 100644 mlir/include/mlir/Dialect/Quant/FakeQuantSupport.h
create mode 100644 mlir/include/mlir/Dialect/Quant/Passes.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOps.td
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantOpsBase.td
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantTypes.h
create mode 100644 mlir/include/mlir/Dialect/Quant/QuantizeUtils.h
create mode 100644 mlir/include/mlir/Dialect/Quant/UniformSupport.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/CMakeLists.txt
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/FakeQuantSupport.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/Passes.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantOps.td
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantPredicates.td
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantTypes.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/QuantizeUtils.h
delete mode 100644 mlir/include/mlir/Dialect/QuantOps/UniformSupport.h
create mode 100644 mlir/include/mlir/Dialect/SPIRV/SPIRVAttributes.h
create mode 100644 mlir/include/mlir/Dialect/Vector/CMakeLists.txt
create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Builders.h
create mode 100644 mlir/include/mlir/Dialect/Vector/EDSC/Intrinsics.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorOps.td
rename mlir/include/mlir/Dialect/{VectorOps => Vector}/VectorTransformPatterns.td (100%)
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorTransforms.h
create mode 100644 mlir/include/mlir/Dialect/Vector/VectorUtils.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/CMakeLists.txt
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Builders.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/EDSC/Intrinsics.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorOps.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorTransforms.h
delete mode 100644 mlir/include/mlir/Dialect/VectorOps/VectorUtils.h
delete mode 100644 mlir/include/mlir/IR/SideEffects.td
create mode 100644 mlir/include/mlir/Interfaces/CMakeLists.txt
create mode 100644 mlir/include/mlir/Interfaces/CallInterfaces.h
create mode 100644 mlir/include/mlir/Interfaces/CallInterfaces.td
create mode 100644 mlir/include/mlir/Interfaces/ControlFlowInterfaces.h
create mode 100644 mlir/include/mlir/Interfaces/ControlFlowInterfaces.td
create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.h
create mode 100644 mlir/include/mlir/Interfaces/DerivedAttributeOpInterface.td
create mode 100644 mlir/include/mlir/Interfaces/InferTypeOpInterface.h
rename mlir/include/mlir/{Analysis => Interfaces}/InferTypeOpInterface.td (100%)
create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.h
create mode 100644 mlir/include/mlir/Interfaces/LoopLikeInterface.td
create mode 100644 mlir/include/mlir/Interfaces/SideEffects.h
create mode 100644 mlir/include/mlir/Interfaces/SideEffects.td
delete mode 100644 mlir/include/mlir/Transforms/CMakeLists.txt
delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.h
delete mode 100644 mlir/include/mlir/Transforms/LoopLikeInterface.td
delete mode 100644 mlir/include/mlir/Transforms/SideEffectsInterface.h
delete mode 100644 mlir/lib/Analysis/ControlFlowInterfaces.cpp
delete mode 100644 mlir/lib/Analysis/InferTypeOpInterface.cpp
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/CMakeLists.txt
create mode 100644 mlir/lib/Conversion/AVX512ToLLVM/ConvertAVX512ToLLVM.cpp
create mode 100644 mlir/lib/Conversion/GPUToVulkan/ConvertGPULaunchFuncToVulkanLau [...]
delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.td
create mode 100644 mlir/lib/Conversion/StandardToStandard/CMakeLists.txt
create mode 100644 mlir/lib/Conversion/StandardToStandard/StandardToStandard.cpp
create mode 100644 mlir/lib/Dialect/AVX512/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/AVX512/IR/AVX512Dialect.cpp
create mode 100644 mlir/lib/Dialect/Affine/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/Affine/EDSC/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/IR/AffineOps.cpp
create mode 100644 mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp
create mode 100644 mlir/lib/Dialect/Affine/IR/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/Transforms/AffineDataCopyGeneration.cpp
create mode 100644 mlir/lib/Dialect/Affine/Transforms/AffineLoopInvariantCodeMotion.cpp
create mode 100644 mlir/lib/Dialect/Affine/Transforms/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Affine/Transforms/SimplifyAffineStructures.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/AffineOps.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/AffineValueMap.cpp
delete mode 100644 mlir/lib/Dialect/AffineOps/CMakeLists.txt
delete mode 100644 mlir/lib/Dialect/AffineOps/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/LLVMIR/IR/LLVMAVX512Dialect.cpp
create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/LLVMIR/Transforms/LegalizeForExport.cpp
create mode 100644 mlir/lib/Dialect/Quant/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Quant/IR/QuantOps.cpp
create mode 100644 mlir/lib/Dialect/Quant/IR/QuantTypes.cpp
rename mlir/lib/Dialect/{QuantOps => Quant}/IR/TypeDetail.h (100%)
create mode 100644 mlir/lib/Dialect/Quant/IR/TypeParser.cpp
create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp
create mode 100644 mlir/lib/Dialect/Quant/Transforms/ConvertSimQuant.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp
create mode 100644 mlir/lib/Dialect/Quant/Utils/UniformSupport.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/CMakeLists.txt
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantOps.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/QuantTypes.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/IR/TypeParser.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertConst.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Transforms/ConvertSimQuant.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/FakeQuantSupport.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/QuantizeUtils.cpp
delete mode 100644 mlir/lib/Dialect/QuantOps/Utils/UniformSupport.cpp
create mode 100644 mlir/lib/Dialect/SPIRV/SPIRVAttributes.cpp
create mode 100644 mlir/lib/Dialect/SPIRV/Transforms/UpdateVCEPass.cpp
delete mode 100644 mlir/lib/Dialect/Shape/DialectRegistration.cpp
create mode 100644 mlir/lib/Dialect/Shape/IR/Shape.cpp
create mode 100644 mlir/lib/Dialect/Vector/CMakeLists.txt
create mode 100644 mlir/lib/Dialect/Vector/EDSC/Builders.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorOps.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorTransforms.cpp
create mode 100644 mlir/lib/Dialect/Vector/VectorUtils.cpp
delete mode 100644 mlir/lib/Dialect/VectorOps/CMakeLists.txt
delete mode 100644 mlir/lib/Dialect/VectorOps/EDSC/Builders.cpp
delete mode 100644 mlir/lib/Dialect/VectorOps/VectorOps.cpp
create mode 100644 mlir/lib/Interfaces/CMakeLists.txt
create mode 100644 mlir/lib/Interfaces/CallInterfaces.cpp
create mode 100644 mlir/lib/Interfaces/ControlFlowInterfaces.cpp
create mode 100644 mlir/lib/Interfaces/DerivedAttributeOpInterface.cpp
create mode 100644 mlir/lib/Interfaces/InferTypeOpInterface.cpp
create mode 100644 mlir/lib/Interfaces/LoopLikeInterface.cpp
create mode 100644 mlir/lib/Interfaces/SideEffects.cpp
create mode 100644 mlir/lib/Target/LLVMIR/LLVMAVX512Intr.cpp
delete mode 100644 mlir/lib/Transforms/AffineDataCopyGeneration.cpp
delete mode 100644 mlir/lib/Transforms/AffineLoopInvariantCodeMotion.cpp
delete mode 100644 mlir/lib/Transforms/SimplifyAffineStructures.cpp
create mode 100644 mlir/test/Conversion/AVX512ToLLVM/convert-to-llvm.mlir
create mode 100644 mlir/test/Conversion/GPUToVulkan/lower-gpu-launch-vulkan-launch.mlir
create mode 100644 mlir/test/Conversion/StandardToSPIRV/std-types-to-spirv.mlir
create mode 100644 mlir/test/Dialect/AVX512/roundtrip.mlir
create mode 100644 mlir/test/Dialect/Affine/canonicalize.mlir
rename mlir/test/Dialect/{AffineOps => Affine}/dma.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/inlining.mlir (100%)
create mode 100644 mlir/test/Dialect/Affine/invalid.mlir
rename mlir/test/Dialect/{AffineOps => Affine}/load-store-invalid.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/load-store.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/memref-stride-calculation.mlir (100%)
rename mlir/test/Dialect/{AffineOps => Affine}/ops.mlir (100%)
delete mode 100644 mlir/test/Dialect/AffineOps/canonicalize.mlir
delete mode 100644 mlir/test/Dialect/AffineOps/invalid.mlir
create mode 100644 mlir/test/Dialect/GPU/all-reduce-max.mlir
create mode 100644 mlir/test/Dialect/GPU/multiple-all-reduce.mlir
create mode 100644 mlir/test/Dialect/LLVMIR/legalize-for-export.mlir
rename mlir/test/Dialect/{QuantOps => Quant}/canonicalize.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-const.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/convert-fakequant.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-any-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-any.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-ops.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform-invalid.mlir (100%)
rename mlir/test/Dialect/{QuantOps => Quant}/parse-uniform.mlir (100%)
create mode 100644 mlir/test/Dialect/Quant/quant_region.mlir
create mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-interface.mlir
delete mode 100644 mlir/test/Dialect/SPIRV/Transforms/abi-simple.mlir
create mode 100644 mlir/test/Dialect/SPIRV/Transforms/vce-deduction.mlir
create mode 100644 mlir/test/Dialect/Shape/ops.mlir
rename mlir/test/Dialect/{VectorOps => Vector}/canonicalize.mlir (100%)
create mode 100644 mlir/test/Dialect/Vector/invalid.mlir
create mode 100644 mlir/test/Dialect/Vector/ops.mlir
create mode 100644 mlir/test/Dialect/Vector/vector-contract-transforms.mlir
rename mlir/test/Dialect/{VectorOps => Vector}/vector-slices-transforms.mlir (100%)
rename mlir/test/Dialect/{VectorOps => Vector}/vector-transforms.mlir (100%)
delete mode 100644 mlir/test/Dialect/VectorOps/invalid.mlir
delete mode 100644 mlir/test/Dialect/VectorOps/ops.mlir
delete mode 100644 mlir/test/Dialect/VectorOps/vector-contract-transforms.mlir
create mode 100644 mlir/test/Target/avx512.mlir
create mode 100644 mlir/test/Transforms/inlining-dce.mlir
create mode 100644 mlir/test/lib/Dialect/Affine/CMakeLists.txt
create mode 100644 mlir/test/lib/Dialect/Affine/TestAffineDataCopy.cpp
delete mode 100644 mlir/test/lib/Transforms/TestAffineDataCopy.cpp
create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-and.mlir
create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-max.mlir
create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-min.mlir
create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-or.mlir
create mode 100644 mlir/test/mlir-cuda-runner/all-reduce-xor.mlir
create mode 100644 mlir/test/mlir-cuda-runner/multiple-all-reduce.mlir
create mode 100644 mlir/tools/mlir-tblgen/DialectGen.cpp
delete mode 100644 mlir/tools/mlir-tblgen/ReferenceImplGen.cpp
create mode 100644 mlir/unittests/Dialect/Quant/QuantizationUtilsTest.cpp
delete mode 100644 mlir/unittests/Dialect/QuantOps/QuantizationUtilsTest.cpp
create mode 100644 pstl/test/std/numerics/numeric.ops/scan.fail.cpp
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (b33e946fbb -> b8de7980c0)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO
in repository toolchain/ci/glibc.
from b33e946fbb sparc: Move sigreturn stub to assembly
adds 7975f9a48a y2038: fix: Add missing libc_hidden_def for __futimens64
adds f072671cf5 y2038: linux: Provide __futimes64 implementation
adds 1a5e12826c y2038: linux: Provide __lutimes64 implementation
adds 8b8f39376b y2038: linux: Provide __futimesat64 implementation
adds fbaf0bae57 elf: Fix wrong indentation from commit eb447b7b4b
adds d8faf2955a mips: Fix wrong INTERNAL_SYSCALL_ERROR_P check from bc2eb9321e
adds a9f4703d93 gcc PR 89877: miscompilation due to missing cc clobber in lo [...]
adds 15ab195229 Add NEWS entry for CVE-2020-10029 (bug 25487)
adds 7000651327 [AArch64] Improve integer memcpy
adds 083d644d42 test-container: print errno when execvp fails
adds b7176cc2af ldconfig: trace origin paths with -v
adds 2de7fe6253 parse_tunables: Fix typo in comment
adds dcf46d3fe5 nscd: add cache dumper
adds 4315f45c93 manual: Fix inconsistent declaration of wcsrchr [BZ #24655]
adds 28b4928b1b Fix nscd/cachedumper.c compile errors
adds cbd1569904 nscd/cachedumper.c : fix whitespace
adds 49348beafe Fix build with GCC 10 when long double = double.
adds 1fabdb9908 x86: Remove ARCH_CET_LEGACY_BITMAP [BZ #25397]
adds 649fdf039b oc_FR locale: Fix spelling of Thursday (bug 25639)
adds 4bad2e014e m68k: Remove mathinline.h
adds a2ce37b564 math: Remove mathinline
adds a8ce822234 Remove __LIBC_INTERNAL_MATH_INLINES
adds 1c15464ca0 math: Remove inline math tests
adds 39a05214fe Add NEWS entry for CVE-2020-1752 (bug 25414)
adds 3cc4a8367c stdio: Remove memory leak from multibyte convertion [BZ#25691]
adds 910a835dc9 stdio: Add tests for printf multibyte convertion leak [BZ#25691]
adds b8de7980c0 Extended Char Intro: Use getwc in example (Bug 25626)
No new revisions were added by this update.
Summary of changes:
NEWS | 7 +-
bits/mathinline.h | 12 -
elf/dl-deps.c | 11 +-
elf/dl-tunables.c | 2 +-
elf/ldconfig.c | 30 +-
include/time.h | 10 +
localedata/locales/oc_FR | 2 +-
manual/charset.texi | 2 +-
manual/string.texi | 2 +-
math/Makefile | 160 +-
math/README.libm-test | 33 +-
math/auto-libm-test-in | 124 +-
math/auto-libm-test-out-acosh | 826 +-
math/auto-libm-test-out-asinh | 276 +-
math/auto-libm-test-out-atanh | 1590 ++--
math/auto-libm-test-out-cosh | 2244 ++---
math/auto-libm-test-out-hypot | 9442 ++++++++++----------
math/auto-libm-test-out-sinh | 1260 +--
math/gen-auto-libm-tests.c | 8 +-
math/gen-libm-test.py | 5 +-
math/libm-test-asinh.inc | 4 +-
math/libm-test-atanh.inc | 4 +-
math/libm-test-cosh.inc | 4 +-
math/libm-test-driver.c | 7 -
math/libm-test-exp.inc | 4 +-
math/libm-test-expm1.inc | 4 +-
math/libm-test-hypot.inc | 32 +-
math/libm-test-pow.inc | 118 +-
math/libm-test-sinh.inc | 4 +-
math/libm-test-support.c | 8 +-
math/libm-test-support.h | 2 -
math/libm-test-tanh.inc | 4 +-
math/math.h | 6 -
math/test-double-vlen2.h | 1 -
math/test-double-vlen4.h | 1 -
math/test-double-vlen8.h | 1 -
math/test-double.h | 1 -
math/test-float-vlen16.h | 1 -
math/test-float-vlen4.h | 1 -
math/test-float-vlen8.h | 1 -
math/test-float.h | 1 -
math/test-float128.h | 2 -
math/test-float32.h | 1 -
math/test-float32x.h | 1 -
math/test-float64.h | 1 -
math/test-float64x.h | 2 -
math/test-ldouble.h | 3 -
math/test-math-inline.h | 26 -
math/test-math-no-inline.h | 23 -
math/test-signgam-main.c | 1 -
nscd/Makefile | 2 +-
nscd/cachedumper.c | 375 +
nscd/nscd.c | 13 +
nscd/nscd.h | 2 +
stdio-common/Makefile | 9 +-
stdio-common/tst-printf-bz25691.c | 108 +
stdio-common/vfprintf-internal.c | 324 +-
stdlib/longlong.h | 6 +-
support/test-container.c | 2 +-
sysdeps/aarch64/libm-test-ulps | 840 --
sysdeps/aarch64/memcpy.S | 197 +-
sysdeps/alpha/fpu/libm-test-ulps | 837 --
sysdeps/arm/libm-test-ulps | 552 --
sysdeps/csky/fpu/libm-test-ulps | 536 --
sysdeps/csky/nofpu/libm-test-ulps | 554 --
sysdeps/hppa/fpu/libm-test-ulps | 586 --
sysdeps/i386/fpu/libm-test-ulps | 1095 ---
sysdeps/i386/i686/fpu/multiarch/libm-test-ulps | 1086 ---
sysdeps/ia64/fpu/libm-test-ulps | 911 --
sysdeps/ieee754/ldbl-128ibm-compat/Makefile | 2 -
sysdeps/m68k/coldfire/fpu/libm-test-ulps | 68 -
sysdeps/m68k/m680x0/fpu/bits/mathinline.h | 378 -
sysdeps/m68k/m680x0/fpu/libm-test-ulps | 584 --
sysdeps/m68k/m680x0/fpu/mathimpl.h | 224 +
sysdeps/m68k/m680x0/fpu/s_atan_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_ceil_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_fabs_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_floor_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_isinf.c | 1 +
sysdeps/m68k/m680x0/fpu/s_log1p.c | 1 +
sysdeps/m68k/m680x0/fpu/s_lrint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_nearbyint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_rint_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_scalbn.c | 2 +
sysdeps/m68k/m680x0/fpu/s_sincos_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_tanh_template.c | 1 +
sysdeps/m68k/m680x0/fpu/s_trunc_template.c | 1 +
sysdeps/microblaze/libm-test-ulps | 124 -
sysdeps/mips/mips32/libm-test-ulps | 552 --
sysdeps/mips/mips64/libm-test-ulps | 837 --
sysdeps/nios2/libm-test-ulps | 128 -
sysdeps/powerpc/fpu/libm-test-ulps | 1135 ---
sysdeps/powerpc/nofpu/libm-test-ulps | 862 --
sysdeps/powerpc/powerpc64/le/Makefile | 4 +-
sysdeps/riscv/nofpu/libm-test-ulps | 813 --
sysdeps/riscv/rv64/rvd/libm-test-ulps | 822 --
sysdeps/s390/fpu/libm-test-ulps | 817 --
sysdeps/sh/libm-test-ulps | 265 -
sysdeps/sparc/fpu/libm-test-ulps | 837 --
sysdeps/unix/sysv/linux/futimens.c | 2 +
sysdeps/unix/sysv/linux/futimes.c | 42 +-
sysdeps/unix/sysv/linux/futimesat.c | 41 +-
sysdeps/unix/sysv/linux/lutimes.c | 37 +-
sysdeps/unix/sysv/linux/mips/mips64/fxstatat64.c | 2 +-
sysdeps/unix/sysv/linux/x86/dl-cet.h | 20 -
sysdeps/unix/sysv/linux/x86/include/asm/prctl.h | 5 -
sysdeps/x86/Makefile | 9 +-
sysdeps/x86/dl-cet.c | 217 +-
sysdeps/x86/dl-procruntime.c | 11 -
sysdeps/x86/tst-cet-legacy-4.c | 19 +-
sysdeps/x86/tst-cet-legacy-5.c | 3 +-
sysdeps/x86/tst-cet-legacy-6.c | 3 +-
.../x86/tst-cet-legacy-7.c | 26 +-
.../tst-cet-legacy-8.c} | 50 +-
sysdeps/x86_64/fpu/libm-test-ulps | 1116 ---
115 files changed, 9389 insertions(+), 25030 deletions(-)
delete mode 100644 bits/mathinline.h
delete mode 100644 math/test-math-inline.h
delete mode 100644 math/test-math-no-inline.h
create mode 100644 nscd/cachedumper.c
create mode 100644 stdio-common/tst-printf-bz25691.c
delete mode 100644 sysdeps/m68k/m680x0/fpu/bits/mathinline.h
copy elf/tst-filterobj.c => sysdeps/x86/tst-cet-legacy-7.c (65%)
copy sysdeps/{powerpc/tst-cache-ppc-static-dlopen.c => x86/tst-cet-legacy-8.c} (53%)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (2a4c59d9aa6 -> 4a01f7b1e73)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO
in repository toolchain/ci/gcc.
from 2a4c59d9aa6 Daily bump.
adds 6733ecaf3fe gcc.target/i386/pr89229-3c.c: Include "pr89229-3a.c"
adds ff0a62841e2 c++: Fix pretty printing of TYPENAME_TYPEs
adds 5e1b4e60c18 c++: Fix missing SFINAE when binding a bit-field to a refer [...]
adds 9de42a8e995 Patch and ChangeLogs for PR93581
adds 0b4ee25bdd7 Daily bump.
adds d5114529228 [testsuite] Fix PR94023 to guard case under vect_hw_misalign
adds cb2c60206f4 [testsuite] Fix PR94019 to check vector char when vect_hw_misalign
adds 016d0f9e43c Insert default return_void at the end of coroutine body
adds 2e94d3ee47b alias: Punt after walking too many VALUEs during a toplevel [...]
adds 314b91220a0 Restore alignment in rs6000 target.
adds 157e23d8803 [testsuite][arm] Fix typo in fuse-caller-save.c
adds 8475f2902a2 c++: Fix ABI issue with alignas on armv7hl [PR94050]
adds 29b1533acd5 configure - build libgomp by default for amdgcn
adds 9439378f7a0 rs6000: Fix -mlong-double documentation
adds a931bb50fe7 Fix 'A' operand modifier: PR inline-asm/94095
adds 5dc1390b41d Revert: One more patch for PR93564: Prefer smaller hard reg [...]
adds 81fa6d7321d c++: Readd [LR]ROTATE_EXPR support to constexpr.c [PR94067]
adds ea182fe6363 libstdc++: Handle type-changing path concatenations (PR 94063)
adds d417b4f5414 c++: Fix convert_like in template [PR91465, PR93870, PR9203 [...]
adds 406d2cecabd Update cpplib da.po.
adds 983a6e7a502 Daily bump.
adds 8fc37274021 gdbinit.in: Fix typo.
adds c1263058ba0 Update gcc sv.po.
adds cc5c935937d i386: Fix up *testqi_ext_3 insn&split for the *testdi_1 cha [...]
adds 3654d49d0ff libstdc++: Change compile-only test to run
adds c222eabcf8b libstdc++: Fix invalid noexcept-specifier (PR 94117)
adds aed151bb53b Revert "Fix regression reported by tester due to recent IRA [...]
adds cfd90eb9ed0 testsuite: Scan for SSE reg-reg moves only in pr80481.C
adds 90b5ebd7693 minor: fix intendation in ddg.c
adds b888a051deb loop-iv: make find_simple_exit static
adds cf0c3a45731 libstdc++: Fix noexcept guarantees for ranges::split_view
adds e00cb200f39 PR90763: PowerPC vec_xl_len should take const argument.
adds 14af5d9b19b c++: Partially revert patch for PR66139.
adds b269a014771 c++: Add tests for PR93922 and PR94041.
adds 0b7f1e24316 libstdc++: Fix uses of _M_current in split_view's outer iterator
adds 76743c8a6ab Daily bump.
adds 37e0df8a9be rs6000: Check -+0 and NaN for smax/smin generation
adds df15a82804e c++: Fix ICE with omitted template args [PR93956].
adds 481fcfe6fec c++: Fix deferred noexcept on constructor [PR93901].
adds e11d05c1ed2 c++: Fix wrong conversion error with non-viable overload [PR94124]
adds 5115542a5cc Fix length computation for movsi_insv which resulted in reg [...]
adds 8f0d8cd8522 libstdc++: LWG 3286 ranges::size is not required to be vali [...]
adds 05ac4d9c7b3 ldist: Further fixes for -ftrapv [PR94114]
adds 312992f5a07 dfp: Fix decimal_to_binary [PR94111]
adds 60342fdbfb0 value-prof: Fix abs uses in value-prof.c [PR93962]
adds 42bc589e87a aarch64: Fix ICE in aarch64_add_offset_1 [PR94121]
adds a5aac267e64 Fix internal error on locally-defined subpools
adds e835226bab5 Fix GIMPLE verification failure in LTO mode on Ada code
adds d564c5e254d [testsuite] Add @ lines to check-function-bodies fluff
adds cb99630f254 fold undefined pointer offsetting
adds 5fea87cc790 RISC-V: Fix testsuite regression due to recent IRA changes.
adds d42ff1d3b62 pdp11: Fix handling of common (local and global) vars [PR94134]
adds 1c43ee69f4f Bug fix: cannot convert 'const short int*' to 'const __bf16*'
adds 4512b7d8518 libstdc++: Add a test that takes the split_view of a non-fo [...]
adds 7eb5be6ab91 c++: Fix wrong modifying const object error for COMPONENT_R [...]
adds bde31a76ba4 c++: Fix ICE with concepts and aliases [PR93907].
adds 923e1785276 Daily bump.
adds 690de2b706b testsuite: Fix concepts-using2.C failure on 32-bit targets [...]
adds 9c1281d9863 Add myself to MAINTAINERS
adds f457ae2218c [rs6000] Fix a wrong GC issue
adds aedb4c8fc77 Update myself to MAINTAINERS
adds 4069adf4bbc c++: Tweak reshape_init_array_1 [PR94124]
adds 349ab34dc64 tree-dse: Fix mem* head trimming if call has lhs [PR94130]
adds b73f69020f0 doc: Fix up ASM_OUTPUT_ALIGNED_DECL_LOCAL description
adds 98aeb1ef510 [Fortran, OpenACC] Reject vars of different scope in $acc d [...]
adds 54f46d82f54 i386: Use ix86_output_ssemov for MMX TYPE_SSEMOV
adds fcc443b97e1 libstdc++: Fix test failure due to -Wnonnull warnings
adds 1dc00a8ec9a tree-optimization/94103 avoid CSE of loads with padding
adds a0ae4cbe9d1 maintainer-scripts: Fix jit documentation build with update [...]
adds c56871dd15a maintainer-scripts: Fix up gcc_release without -l, where mk [...]
adds daf2852b883 Support for the CPEN control register was removed in rev .5 [...]
adds 4aded535ea6 Remove no-op register to register copies in CSE just like w [...]
adds 54e69cb00da Daily bump.
adds 82f620e2ba4 Fix unaligned load with small memcpy on the ARM
adds 3e6ab5cefa8 Fix incorrect filling of delay slots in branchy code at -O2
adds dbf3dc75888 aarch64: Add --params to control the number of recip steps [...]
adds fd8679974b2 i386: Use ix86_output_ssemov for DFmode TYPE_SSEMOV
adds 7aa605c9d46 aarch64: Fix another bug in aarch64_add_offset_1 [PR94121]
adds 43d513af3f2 [testsuite] Fix PR93935 to guard case under vect_hw_misalign
adds 98ff89d1ac5 Do not strcat to result of getenv.
adds 3604480a6fe tree-optimization/94163 constrain alignment set by PRE
adds 80a13af724a c++: Redundant -Wdeprecated-declarations warning in build_o [...]
adds 5c7e6d4bdf8 df: Don't abuse bb->aux (PR94148, PR94042)
adds 9ae8bc02774 testsuite: Assorted x32 testsuite fixes
adds f2e9fe5f97d PR c/94040 - ICE on a call to an invalid redeclaration of strftime
adds 3b515f74841 Fix wrong year in ChangeLog.
adds 45ee7a35f34 PR c/94040 - ICE on a call to an invalid redeclaration of strftime
adds a4504f32c05 PR92303: Try to simplify memory subreg.
adds db3fa3476e9 testsuite: Fix misquoted string in bfcvt-nosimd.c
adds 5b74dd0a227 d/dmd: Merge upstream dmd e9420cfbf
adds 5c048755ec9 analyzer: handle NOP_EXPR in get_lvalue [PR94099,PR94105]
adds 50c96067c8e Fix UBSAN error, shifting 64 bit value by 64.
adds 0034955eb16 Daily bump.
adds 53b28abf8e4 Fix doubled indefinite articles, mostly in comments.
adds 9a6408bd18f rs6000/test: Fix selector in fold-vec-mule-misc.c
adds 6e5084b4401 libphobos: Merge upstream druntime 7915b6a3
adds c393c99d3dc c++: Fix CTAD with multiple-arg ctor template [93248].
adds b3b0c671cc3 c++: Find parameter pack in typedef in lambda [92909].
adds 3a285529ee3 c++: Fix ICE-after-error on partial spec [92068]
adds 824722e45f8 i386: Use ix86_output_ssemov for DImode TYPE_SSEMOV
adds 89769d70af2 Daily bump.
adds 9c3cdb43c2b tree-nested: Fix handling of *reduction clauses with C arra [...]
adds b408e010ccf driver: Fix redundant descriptions in options
adds ced66da3135 coroutines: Fix indentation (NFC).
adds 9d74caf21be i386: Use ix86_output_ssemov for SFmode TYPE_SSEMOV
adds 5e5ce5371f6 Daily bump.
adds e4e9a59105a Update post order number for merged SCC.
adds 5ba25b2ef17 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167]
adds 6d44c881286 tree-inline: Fix a -fcompare-debug issue in the inliner [PR94167]
adds f2d3807f580 libphobos: Merge upstream druntime 6c45dd3a, phobos 68cc18adb.
adds e41d4a0a567 d/dmd: Merge upstream dmd b061bd744
adds 5a3c42b227b i386: Use ix86_output_ssemov for SImode TYPE_SSEMOV
adds 136fec1e27f x32 does not support MS ABI, skip testcases that require it.
adds f19b40bd377 Fix ChangeLog formatting from my commit last friday.
adds bc093503d74 libphobos: Reset libtool_VERSION to 1:0:0
adds 63c8f7d6a08 [ARM][GCC][1/x]: MVE ACLE intrinsics framework patch.
adds c7be0832b54 [ARM][GCC][2/x]: MVE ACLE intrinsics framework patch.
adds 5dee500b359 [ARM][GCC][3/x]: MVE ACLE intrinsics framework patch.
adds f522810d2b5 [testsuite] Avoid duplicate test names in sizeless tests
adds bae7b38cf8a Fix PR94185: Do not reuse insn alternative after changing m [...]
adds c015ff8ccaf c: Handle MEM_REF in c_fully_fold* [PR94179]
adds 447d196e75d d: Fix multiple definition error when using mixins and interfaces.
adds c62f5e6e1f4 libstdc++: Add default constructor to net::service_already_ [...]
adds 2691ffe6dba d: Fix assignment to anonymous union member corrupts siblin [...]
adds b3f246f12b2 Daily bump.
adds 950183c7741 Update gcc sv.po.
adds 57e7ad5a8fd c++: Add test for PR 93901.
adds ecf2b69a629 Filter a test-case with gas.
adds 7afa3b82918 expand: Don't depend on warning flags in code generation of [...]
adds 741ff2a263f strlen: Punt on UB reads past end of string literal [PR94187]
adds fd857de8070 c: ignore initializers for elements of variable-size types [...]
adds 994d4862062 testsuite: Fix pr94185.C testcase on i686-linux with C++98 [...]
adds 14782c8123e [ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics.
adds a50f6abffc3 [ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with [...]
adds 5db0eb95c34 [ARM][GCC][2/1x]: MVE intrinsics with unary operand.
adds a9a437ffc42 tree-ssa-strlen: Fix up count_nonzero_bytes* [PR94015]
adds f582ca0fd70 [GCC][PATCH][ARM] Add multilib mapping for Armv8.1-M+MVE wi [...]
adds 700d4cb08c8 Fix up duplicated duplicated words mostly in comments
adds 6df4618cac9 [ARM][GCC][3/1x]: MVE intrinsics with unary operand.
adds a475f153431 [ARM][GCC][4/1x]: MVE intrinsics with unary operand.
adds 4be8cf77026 [ARM][GCC][1/2x]: MVE intrinsics with binary operands.
adds 887085be635 c++: Fix access checks for __is_assignable and __is_constructible
adds f166a8cdf48 [ARM][GCC][2/2x]: MVE intrinsics with binary operands.
adds d71dba7b611 [ARM][GCC][3/2x]: MVE intrinsics with binary operands.
adds 33203b4c27d [ARM][GCC][4/2x]: MVE intrinsics with binary operands.
adds f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands.
adds 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands.
adds e4596b66710 coroutines, testsuite: Fix single test execution.
adds 1fef0148be4 Fix the ChangeLog after the __is_assignable/__is_constructible fix
adds cf9c3bff39c aarch64: Fix bf16_v(ld|st)n.c failures for big-endian
adds 58a703f0726 testsuite: Fix gcc.target/aarch64/advsimd-intrinsics/bfcvt- [...]
adds cd0b7124273 c++: Fix parsing of invalid enum specifiers [PR90995]
adds 046c58907ec c: Handle C_TYPE_INCOMPLETE_VARS even for ENUMERAL_TYPEs [PR94172]
adds 2e30d3e3e88 testsuite: Fix g++.dg/debug/dwarf2/const2b.C target selector
adds 3b2cc34369a Daily bump.
adds 98f29f5638f libstdc++: Fix type-erasure in experimental::net::executor [...]
adds 80616e5b7a5 c++: Fix comment typo.
adds 52b3aa8be18 dwarf: Generate DIEs for external variables with -g1 [93751]
adds af8656be8df c++: Diagnose a deduction guide in a wrong scope [PR91759]
adds 4e3d3e40726 middle-end/94188 fix fold of addr expression generation
adds 4da9288745d libgomp testsuite - disable long double for AMDGCN
adds cb26919c857 aarch64: Treat p12-p15 as call-preserved in SVE PCS functions
adds d91480dee93 aarch64: Fix SYMBOL_TINY_GOT handling for ILP32 [PR94201]
adds d5029d45940 Fix up duplicated duplicated words in comments
adds 1ba9acb11e3 middle-end/94206 fix memset folding to avoid types with padding
adds 11cf25c40e3 PR c++/94147 - mangling of lambdas assigned to globals
adds 5a80a6c3e5f amdgcn: Add cond_add/sub/and/ior/xor for all vector modes
adds dbde9e2d595 amdgcn: Fix vector compare modes
adds 07522ae90b5 libstdc++: Fix compilation with released versions of Clang
adds e5de406f996 libstdc++ Fix compilation of <stop_token> with Clang
adds 0db2cd17702 analyzer: tweaks to exploded_node ctor
adds 7d9c107ab1e analyzer: introduce noop_region_model_context
adds f665beeba62 analyzer: add test coverage for fixed ICE [PR94047]
adds 884d9141112 analyzer: make summarized dumps more comprehensive
adds 26cbcfe5fce Fix libgomp.oacc-fortran/atomic_capture-1.f90
adds 8165795c155 [ARM][GCC][2/3x]: MVE intrinsics with ternary operands.
adds e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands.
adds db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands.
adds 8eb3b6b9cf2 [ARM][GCC][2/4x]: MVE intrinsics with quaternary operands.
adds f2170a379b0 [ARM][GCC][3/4x]: MVE intrinsics with quaternary operands.
adds 532e9e2402a [ARM][GCC][4/4x]: MVE intrinsics with quaternary operands.
adds 4ff68575991 [ARM][GCC][1/5x]: MVE store intrinsics.
adds 535a8645bb8 [ARM][GCC][2/5x]: MVE load intrinsics.
adds 405e918c314 [ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix.
adds 429d607bc46 [ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix.
adds bf1e3d5afa1 [ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byt [...]
adds 4cc23303bad [ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads [...]
adds 5cad47e0f85 [ARM][GCC][7/5x]: MVE store intrinsics which stores byte,ha [...]
adds 7a5fffa5ed0 [ARM][GCC][8/5x]: Remaining MVE store intrinsics which stor [...]
adds 3512dc0108a PR ipa/92799 - ICE on a weakref function definition followe [...]
adds 529ea7d9596 Complete change to resolve pr90275.
adds 07fe4af4d51 rs6000: Add back some w* constraints (PR91886)
adds b3341826531 libstdc++: Fix is_trivially_constructible (PR 94033)
adds b5562f1187d Daily bump.
adds 73bc09fa8c6 middle-end/94216 fix another build_fold_addr_expr use
adds f3280e4c0c9 ipa/94217 simplify offsetted address build
adds c7e90196818 phiopt: Avoid -fcompare-debug bug in phiopt [PR94211]
adds bb83e069eba libgomp/testsuite: ignore blank-line output for function-no [...]
adds 02f7334ac93 c++: Fix up handling of captured vars in lambdas in OpenMP [...]
adds f5389e17e4b Update include/plugin-api.h.
adds c8429c2aba8 API extension for binutils (type of symbols).
adds f22712bd8a2 Fix inliner ICE on alias with flatten attribute [PR92372]
adds 37482edc3f7 d/dmd: Merge upstream dmd d1a606599
adds 9def91e9f2a c: Fix up cfun->function_end_locus from the C FE [PR94029]
adds f7dceb4e658 Fix cgraph_node::function_symbol availability compuattion [ [...]
adds 3373d3e38ea Daily bump.
adds 94e2418780f c++: Avoid unnecessary empty class copy [94175].
adds 4a18f168f47 [rs6000] Rewrite the declaration of a variable
adds 05009698eeb gcc, Arm: Fix no_cond issue introduced by MVE
adds 4119cd693d2 store-merging: Fix up -fnon-call-exceptions handling [PR94224]
adds 0efe7d8796e gcc, Arm: Fix MVE move from GPR -> GPR
adds 005f6fc59e5 gcc, Arm: Fix testisms for MVE testsuite
adds 719c864225e gcc, Arm: Revert changes to {get,set}_fpscr
adds 8fefa21fcf6 tree-optimization/94266 - fix object type extraction heuristics
adds 7d4549b2cd2 Fix correct offset in ipa_get_jf_ancestor_result.
adds 3eff57aacfe [ARM][GCC][6x]:MVE ACLE vaddq intrinsics using arithmetic p [...]
adds 85a94e87901 [ARM][GCC][7x]: MVE vreinterpretq and vuninitializedq intrinsics.
adds 92f80065d10 [ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup [...]
adds 41e1a7ffae9 [ARM][GCC][2/8x]: MVE ACLE gather load and scatter store in [...]
adds 3d42842c07f fix CTOR vectorization
adds 261014a1be4 [ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-c [...]
adds 828878c35c8 c++: Include the constraint parameter mapping in diagnostic [...]
adds c3562f81042 [ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across [...]
adds 1aa22b1916a c-family: Tighten vector handling in type_for_mode [PR94072]
adds b5446d0cc09 d: Fix SEGV in hash_table<odr_name_hasher, false, xcallocat [...]
adds 1dfcc3b541c [ARM][GCC][11x]: MVE ACLE vector interleaving store and dei [...]
adds a23eff1bd04 c++: Add testcases from PR c++/69694
adds a89349e664f adjust SLP tree dumping
adds 72b3bc895f0 Fix verifier ICE on wrong comdat local flag [PR93347]
adds 68dd57808f7 rs6000: Add command line and builtin compatibility check
adds cc3afc9db07 Regenerate gcc.pot.
adds 29f23ed79b6 sra: Cap number of sub-access propagations with a param (PR 93435)
adds 8416602026d Daily bump.
adds 15711e837b2 Fix comma at end of enumerator list seen with -std=c++98.
adds 497498c878d lra: Tighten check for reloading paradoxical subregs [PR94052]
adds b599bf9d6d1 c++: Reject changing active member of union during initiali [...]
adds 98eb7b2ed24 d: Fix ICE in add_symbol_to_partition_1, at lto/lto-partiti [...]
adds 837cece888f Darwin: Address translation comments (PR93694).
adds dfb25dfe3d3 Darwin: Handle NULL DECL_SIZE_TYPE in machopic_select_secti [...]
adds 9fc985118d9 libstdc++: Fix path::generic_string allocator handling (PR 94242)
adds a577c0c2693 libstdc++: Fix experimental::path::generic_string (PR 93245)
adds 424e39081f9 d: Fix typo in ChangeLog for last change
adds 4a01f7b1e73 d: Fix missing dependencies in depfile for imported files ( [...]
No new revisions were added by this update.
Summary of changes:
ChangeLog | 5 +
MAINTAINERS | 1 +
configure | 2 +-
configure.ac | 2 +-
gcc/ChangeLog | 7679 ++++++
gcc/DATESTAMP | 2 +-
gcc/ada/ChangeLog | 5 +
gcc/ada/gcc-interface/decl.c | 9 +-
gcc/alias.c | 3 +
gcc/analyzer/ChangeLog | 65 +
gcc/analyzer/diagnostic-manager.cc | 7 +-
gcc/analyzer/engine.cc | 13 +-
gcc/analyzer/exploded-graph.h | 7 +-
gcc/analyzer/region-model.cc | 279 +-
gcc/analyzer/region-model.h | 90 +-
gcc/analyzer/sm-malloc.cc | 2 +-
gcc/asan.c | 7 +-
gcc/builtins.c | 22 +-
gcc/c-family/ChangeLog | 16 +
gcc/c-family/c-common.c | 13 +-
gcc/c-family/c.opt | 22 +-
gcc/c/ChangeLog | 44 +
gcc/c/c-decl.c | 120 +-
gcc/c/c-fold.c | 9 +
gcc/c/c-parser.c | 51 +-
gcc/c/c-tree.h | 14 +-
gcc/c/c-typeck.c | 5 +-
gcc/cfgexpand.c | 2 +-
gcc/cfgloop.h | 1 -
gcc/cgraph.c | 90 +-
gcc/cgraph.h | 17 +-
gcc/cgraphunit.c | 21 +-
gcc/common.opt | 20 +-
gcc/common/config/arm/arm-common.c | 3 +-
gcc/config.gcc | 2 +-
gcc/config/aarch64/aarch64-sve.md | 2 +-
gcc/config/aarch64/aarch64.c | 63 +-
gcc/config/aarch64/aarch64.md | 22 +-
gcc/config/aarch64/aarch64.opt | 9 +
.../aarch64/falkor-tag-collision-avoidance.c | 2 +-
gcc/config/aarch64/iterators.md | 3 +-
gcc/config/arc/arc.c | 4 +-
gcc/config/arc/arc.opt | 4 +-
gcc/config/arm/aout.h | 6 +-
gcc/config/arm/arm-builtins.c | 718 +-
gcc/config/arm/arm-c.c | 10 +
gcc/config/arm/arm-cpus.in | 14 +-
gcc/config/arm/arm-protos.h | 3 +-
gcc/config/arm/arm.c | 319 +-
gcc/config/arm/arm.h | 69 +-
gcc/config/arm/arm.md | 27 +-
gcc/config/arm/arm_mve.h | 27105 +++++++++++++++++++
gcc/config/arm/arm_mve_builtins.def | 878 +
gcc/config/arm/arm_neon.h | 24 +-
gcc/config/arm/constraints.md | 54 +-
gcc/config/arm/iterators.md | 21 +-
gcc/config/arm/mve.md | 10887 ++++++++
gcc/config/arm/neon.md | 54 +-
gcc/config/arm/predicates.md | 46 +-
gcc/config/arm/t-arm | 5 +-
gcc/config/arm/t-rmprofile | 13 +-
gcc/config/arm/thumb2.md | 2 +-
gcc/config/arm/types.md | 18 +-
gcc/config/arm/unspecs.md | 2 +
gcc/config/arm/vec-common.md | 83 +-
gcc/config/arm/vfp.md | 128 +-
gcc/config/bfin/bfin.md | 3 +-
gcc/config/cr16/cr16.opt | 2 +-
gcc/config/darwin.c | 29 +-
gcc/config/darwin.opt | 96 +-
gcc/config/fr30/fr30.c | 2 +-
gcc/config/gcn/gcn-run.c | 2 +-
gcc/config/gcn/gcn-valu.md | 31 +-
gcc/config/gcn/gcn.h | 4 +
gcc/config/i386/i386-features.c | 2 +-
gcc/config/i386/i386.c | 36 +-
gcc/config/i386/i386.md | 143 +-
gcc/config/i386/mmx.md | 29 +-
gcc/config/i386/predicates.md | 5 -
gcc/config/i386/x86-tune.def | 2 +-
gcc/config/msp430/msp430.c | 2 +-
gcc/config/nds32/nds32-md-auxiliary.c | 12 +-
gcc/config/nvptx/nvptx.c | 2 +-
gcc/config/pdp11/pdp11.c | 3 +-
gcc/config/rs6000/constraints.md | 11 +
gcc/config/rs6000/rs6000-c.c | 15 +-
gcc/config/rs6000/rs6000-internal.h | 3 -
gcc/config/rs6000/rs6000-logue.c | 2 +-
gcc/config/rs6000/rs6000-p8swap.c | 2 +-
gcc/config/rs6000/rs6000-string.c | 2 +-
gcc/config/rs6000/rs6000.c | 31 +-
gcc/config/rs6000/rs6000.h | 4 +
gcc/config/rs6000/rs6000.opt | 3 +-
gcc/config/rx/rx.c | 1 -
gcc/config/rx/rx.md | 1 -
gcc/config/s390/s390.c | 2 +-
gcc/cp/ChangeLog | 230 +
gcc/cp/call.c | 48 +-
gcc/cp/class.c | 4 +
gcc/cp/constexpr.c | 115 +-
gcc/cp/constraint.cc | 14 +-
gcc/cp/coroutines.cc | 80 +-
gcc/cp/cp-gimplify.c | 50 +-
gcc/cp/cp-tree.h | 2 +
gcc/cp/cxx-pretty-print.c | 20 +-
gcc/cp/cxx-pretty-print.h | 1 +
gcc/cp/decl.c | 38 +-
gcc/cp/error.c | 35 +-
gcc/cp/except.c | 4 +-
gcc/cp/logic.cc | 10 +-
gcc/cp/method.c | 4 +-
gcc/cp/name-lookup.c | 2 +-
gcc/cp/parser.c | 86 +-
gcc/cp/pt.c | 81 +-
gcc/cp/tree.c | 20 +-
gcc/cp/typeck2.c | 6 +-
gcc/cse.c | 15 +-
gcc/d/ChangeLog | 49 +
gcc/d/d-lang.cc | 52 +-
gcc/d/d-target.cc | 2 +-
gcc/d/d-tree.h | 5 +
gcc/d/decl.cc | 17 +-
gcc/d/dmd/MERGE | 2 +-
gcc/d/dmd/attrib.c | 189 +-
gcc/d/dmd/attrib.h | 9 +-
gcc/d/dmd/cond.c | 333 +-
gcc/d/dmd/cond.h | 5 +-
gcc/d/dmd/cppmangle.c | 2 +-
gcc/d/dmd/dclass.c | 1 -
gcc/d/dmd/declaration.c | 9 +
gcc/d/dmd/dinterpret.c | 4 +
gcc/d/dmd/dmangle.c | 1 +
gcc/d/dmd/dsymbol.c | 100 +-
gcc/d/dmd/dsymbol.h | 2 +
gcc/d/dmd/expression.c | 10 +
gcc/d/dmd/expression.h | 2 +
gcc/d/dmd/expressionsem.c | 28 +-
gcc/d/dmd/func.c | 4 +-
gcc/d/dmd/hdrgen.c | 68 +-
gcc/d/dmd/iasmgcc.c | 30 +-
gcc/d/dmd/init.c | 2 +-
gcc/d/dmd/intrange.c | 2 +-
gcc/d/dmd/json.c | 4 +
gcc/d/dmd/module.h | 1 +
gcc/d/dmd/mtype.c | 152 +-
gcc/d/dmd/mtype.h | 18 +
gcc/d/dmd/parse.c | 304 +-
gcc/d/dmd/parse.h | 3 +
gcc/d/dmd/scope.h | 3 +-
gcc/d/dmd/statement.c | 120 +
gcc/d/dmd/statement.h | 9 +-
gcc/d/dmd/statementsem.c | 581 +-
gcc/d/dmd/traits.c | 34 +-
gcc/d/dmd/visitor.h | 4 +
gcc/d/expr.cc | 2 +-
gcc/d/typeinfo.cc | 47 +-
gcc/d/types.cc | 58 +-
gcc/ddg.c | 34 +-
gcc/df-core.c | 35 +-
gcc/dfp.c | 10 +-
gcc/doc/extend.texi | 2 +-
gcc/doc/invoke.texi | 11 +
gcc/doc/tm.texi | 10 +-
gcc/doc/tm.texi.in | 6 +-
gcc/dwarf2out.c | 72 +-
gcc/expmed.c | 55 +-
gcc/fold-const.c | 9 +-
gcc/fortran/ChangeLog | 34 +
gcc/fortran/arith.c | 2 +-
gcc/fortran/array.c | 2 +-
gcc/fortran/class.c | 2 +-
gcc/fortran/frontend-passes.c | 2 +-
gcc/fortran/lang.opt | 2 +-
gcc/fortran/module.c | 4 +-
gcc/fortran/openmp.c | 12 +-
gcc/fortran/resolve.c | 33 +-
gcc/fortran/trans-array.c | 18 +
gcc/fortran/trans-expr.c | 2 +-
gcc/fortran/trans-types.c | 2 +-
gcc/gdbinit.in | 2 +-
gcc/gimple-fold.c | 12 +-
gcc/gimple-loop-versioning.cc | 2 +-
gcc/gimple-ssa-sprintf.c | 10 +-
gcc/gimple-ssa-store-merging.c | 6 +-
gcc/gimple-ssa-warn-restrict.c | 4 +-
gcc/hsa-common.c | 2 +-
gcc/hsa-common.h | 2 +-
gcc/input.c | 4 +-
gcc/ipa-cp.c | 13 +-
gcc/ipa-fnsummary.c | 4 -
gcc/ipa-inline-transform.c | 9 +-
gcc/ipa-inline.c | 3 +
gcc/ipa-param-manipulation.h | 2 +-
gcc/ipa-predicate.c | 2 +-
gcc/ipa-prop.h | 2 +-
gcc/ipa-split.c | 2 +-
gcc/ira-color.c | 4 +-
gcc/ira-costs.c | 2 +-
gcc/langhooks.h | 2 +-
gcc/loop-iv.c | 2 +-
gcc/lra-constraints.c | 24 +-
gcc/lra-spills.c | 21 +-
gcc/lto-section-in.c | 1 +
gcc/lto-streamer-out.c | 82 +-
gcc/lto-streamer.h | 1 +
gcc/lto-wrapper.c | 3 +-
gcc/match.pd | 9 +
gcc/omp-grid.c | 2 +-
gcc/optinfo-emit-json.cc | 2 +-
gcc/params.opt | 8 +
gcc/po/ChangeLog | 12 +
gcc/po/gcc.pot | 15239 ++++++-----
gcc/po/sv.po | 480 +-
gcc/read-rtl-function.c | 6 +-
gcc/reorg.c | 26 +-
gcc/resource.c | 21 +-
gcc/resource.h | 1 +
gcc/rtl.c | 2 +-
gcc/selftest.c | 2 +-
gcc/shrink-wrap.c | 2 +-
gcc/spellcheck.c | 2 +-
gcc/symtab.c | 11 +
gcc/target.def | 6 +-
gcc/testsuite/ChangeLog | 3164 ++-
.../c-c++-common/goacc/firstprivate-mappings-1.c | 12 +-
gcc/testsuite/g++.dg/abi/align3.C | 12 +
gcc/testsuite/g++.dg/abi/empty30.C | 14 +
gcc/testsuite/g++.dg/abi/lambda-vis.C | 23 +
gcc/testsuite/g++.dg/abi/mangle74.C | 30 +
gcc/testsuite/g++.dg/concepts/diagnostic4.C | 18 +
gcc/testsuite/g++.dg/concepts/diagnostic6.C | 14 +
gcc/testsuite/g++.dg/concepts/pr93729.C | 15 +
.../torture/co-ret-15-default-return_void.C | 55 +
.../g++.dg/coroutines/torture/coro-torture.exp | 14 +-
gcc/testsuite/g++.dg/cpp0x/conv-tmpl2.C | 21 +
gcc/testsuite/g++.dg/cpp0x/conv-tmpl3.C | 16 +
gcc/testsuite/g++.dg/cpp0x/conv-tmpl4.C | 33 +
gcc/testsuite/g++.dg/cpp0x/conv-tmpl5.C | 13 +
gcc/testsuite/g++.dg/cpp0x/conv-tmpl6.C | 16 +
gcc/testsuite/g++.dg/cpp0x/decltype74.C | 30 +
gcc/testsuite/g++.dg/cpp0x/decltype75.C | 24 +
gcc/testsuite/g++.dg/cpp0x/enum40.C | 26 +
gcc/testsuite/g++.dg/cpp0x/initlist-overload1.C | 15 +
gcc/testsuite/g++.dg/cpp0x/initlist116.C | 29 -
gcc/testsuite/g++.dg/cpp0x/initlist117.C | 40 -
gcc/testsuite/g++.dg/cpp0x/initlist121.C | 31 +
gcc/testsuite/g++.dg/cpp0x/initlist122.C | 16 +
gcc/testsuite/g++.dg/cpp0x/lambda/lambda-eh.C | 34 -
.../g++.dg/cpp0x/lambda/lambda-variadic10.C | 12 +
gcc/testsuite/g++.dg/cpp0x/noexcept57.C | 40 +
gcc/testsuite/g++.dg/cpp0x/variadic178.C | 6 +
.../g++.dg/cpp1y/constexpr-tracking-const17.C | 23 +
.../g++.dg/cpp1y/constexpr-tracking-const18.C | 23 +
.../g++.dg/cpp1y/constexpr-tracking-const19.C | 23 +
.../g++.dg/cpp1y/constexpr-tracking-const20.C | 28 +
.../g++.dg/cpp1y/constexpr-tracking-const21.C | 28 +
.../g++.dg/cpp1y/constexpr-tracking-const22.C | 17 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union2.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union3.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union4.C | 9 +
gcc/testsuite/g++.dg/cpp1y/constexpr-union5.C | 15 +
gcc/testsuite/g++.dg/cpp1y/pr94066-2.C | 19 +
gcc/testsuite/g++.dg/cpp1y/pr94066-3.C | 16 +
gcc/testsuite/g++.dg/cpp1y/pr94066.C | 18 +
gcc/testsuite/g++.dg/cpp1z/class-deduction70.C | 7 +
gcc/testsuite/g++.dg/cpp1z/class-deduction71.C | 6 +
gcc/testsuite/g++.dg/cpp1z/class-deduction72.C | 11 +
gcc/testsuite/g++.dg/cpp1z/conv-tmpl1.C | 10 +
gcc/testsuite/g++.dg/cpp2a/concepts-using2.C | 49 +
gcc/testsuite/g++.dg/cpp2a/constexpr-union1.C | 18 +
gcc/testsuite/g++.dg/debug/dwarf2/const2b.C | 2 +-
gcc/testsuite/g++.dg/diagnostic/pr67960-2.C | 13 +
gcc/testsuite/g++.dg/diagnostic/pr67960.C | 13 +
gcc/testsuite/g++.dg/eh/aggregate1.C | 56 -
gcc/testsuite/g++.dg/ext/pr94197.C | 74 +
.../g++.dg/goacc/firstprivate-mappings-1.C | 12 +-
gcc/testsuite/g++.dg/pr80481.C | 4 +-
gcc/testsuite/g++.dg/torture/pr93347.C | 306 +
gcc/testsuite/g++.dg/torture/pr94202.C | 22 +
gcc/testsuite/g++.dg/torture/pr94216.C | 45 +
gcc/testsuite/g++.dg/tree-ssa/pr94224.C | 34 +
gcc/testsuite/g++.dg/warn/Wconversion-pr94067.C | 9 +
gcc/testsuite/g++.target/aarch64/pr94052.C | 174 +
gcc/testsuite/g++.target/i386/pr94185.C | 33 +
gcc/testsuite/gcc.c-torture/compile/20200313-1.c | 14 +
gcc/testsuite/gcc.c-torture/compile/pr90275.c | 27 +
gcc/testsuite/gcc.c-torture/compile/pr94179.c | 9 +
gcc/testsuite/gcc.c-torture/execute/pr94130.c | 16 +
gcc/testsuite/gcc.c-torture/execute/pr94134.c | 14 +
gcc/testsuite/gcc.c-torture/pr92372.c | 16 +
.../gcc.dg/Wbuiltin-declaration-mismatch-12.c | 4 +-
.../gcc.dg/Wbuiltin-declaration-mismatch-14.c | 77 +
.../gcc.dg/Wbuiltin-declaration-mismatch-15.c | 56 +
gcc/testsuite/gcc.dg/analyzer/pr94047.c | 23 +
gcc/testsuite/gcc.dg/analyzer/pr94099.c | 27 +
gcc/testsuite/gcc.dg/analyzer/pr94105.c | 3 +
gcc/testsuite/gcc.dg/attr-flatten-1.c | 18 +
gcc/testsuite/gcc.dg/attr-weakref-5.c | 31 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c | 6 +
gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c | 6 +
gcc/testsuite/gcc.dg/dfp/pr94111.c | 12 +
gcc/testsuite/gcc.dg/lto/pr94157_0.c | 7 +
gcc/testsuite/gcc.dg/pr62090.c | 2 +
gcc/testsuite/gcc.dg/pr89314.c | 2 +-
gcc/testsuite/gcc.dg/pr94015.c | 107 +
gcc/testsuite/gcc.dg/pr94114.c | 13 +
gcc/testsuite/gcc.dg/pr94121.c | 16 +
gcc/testsuite/gcc.dg/pr94166.c | 24 +
gcc/testsuite/gcc.dg/pr94167.c | 33 +
gcc/testsuite/gcc.dg/pr94172-1.c | 12 +
gcc/testsuite/gcc.dg/pr94172-2.c | 19 +
gcc/testsuite/gcc.dg/pr94188.c | 10 +
gcc/testsuite/gcc.dg/pr94189.c | 11 +
gcc/testsuite/gcc.dg/pr94211.c | 12 +
gcc/testsuite/gcc.dg/torture/20200311-1.c | 26 +
gcc/testsuite/gcc.dg/torture/pr54261-1.c | 14 +-
gcc/testsuite/gcc.dg/torture/pr94206.c | 17 +
gcc/testsuite/gcc.dg/tree-ssa/pr93435.c | 159 +
gcc/testsuite/gcc.dg/tree-ssa/pr94125.c | 41 +
gcc/testsuite/gcc.dg/vect/bb-slp-over-widen-2.c | 2 +-
gcc/testsuite/gcc.dg/vect/slp-perm-12.c | 2 +-
gcc/testsuite/gcc.dg/vect/vect-over-widen-17.c | 5 +-
gcc/testsuite/gcc.misc-tests/gcov-pr94029.c | 14 +
gcc/testsuite/gcc.misc-tests/help.exp | 2 +-
.../aarch64/advsimd-intrinsics/bfcvt-nosimd.c | 7 +-
gcc/testsuite/gcc.target/aarch64/pr94072.c | 9 +
gcc/testsuite/gcc.target/aarch64/pr94201.c | 13 +
.../aarch64/sve/acle/general-c/sizeless-1.c | 3 +-
.../aarch64/sve/acle/general-c/sizeless-2.c | 3 +-
.../gcc.target/aarch64/sve/acle/general/cpy_1.c | 4 +
gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 6 +
.../gcc.target/aarch64/sve/pcs/saves_1_be_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_be_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_nowrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_1_le_wrap.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 304 +-
.../gcc.target/aarch64/sve/pcs/saves_4_be.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_4_le.c | 78 +-
.../gcc.target/aarch64/sve/pcs/saves_5_be.c | 76 +-
.../gcc.target/aarch64/sve/pcs/saves_5_le.c | 76 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1.c | 81 +-
.../aarch64/sve/pcs/stack_clash_1_1024.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_128.c | 78 +-
.../aarch64/sve/pcs/stack_clash_1_2048.c | 80 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_256.c | 82 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_1_512.c | 82 +-
.../aarch64/sve/pcs/stack_clash_2_1024.c | 66 +-
.../aarch64/sve/pcs/stack_clash_2_2048.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_256.c | 66 +-
.../gcc.target/aarch64/sve/pcs/stack_clash_2_512.c | 66 +-
gcc/testsuite/gcc.target/arm/fuse-caller-save.c | 2 +-
gcc/testsuite/gcc.target/arm/multilib.exp | 3 +
.../gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c | 14 +
.../gcc.target/arm/mve/intrinsics/mve_fpu1.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fpu2.c | 15 +
.../gcc.target/arm/mve/intrinsics/mve_fpu3.c | 13 +
.../gcc.target/arm/mve/intrinsics/mve_libcall1.c | 68 +
.../gcc.target/arm/mve/intrinsics/mve_libcall2.c | 68 +
.../arm/mve/intrinsics/mve_move_gpr_to_gpr.c | 18 +
.../arm/mve/intrinsics/mve_vector_float.c | 28 +
.../arm/mve/intrinsics/mve_vector_float1.c | 32 +
.../arm/mve/intrinsics/mve_vector_float2.c | 28 +
.../gcc.target/arm/mve/intrinsics/mve_vector_int.c | 50 +
.../arm/mve/intrinsics/mve_vector_int1.c | 55 +
.../arm/mve/intrinsics/mve_vector_int2.c | 50 +
.../arm/mve/intrinsics/mve_vector_uint.c | 50 +
.../arm/mve/intrinsics/mve_vector_uint1.c | 55 +
.../arm/mve/intrinsics/mve_vector_uint2.c | 50 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vandq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot270_s16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_s32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_s8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_u8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 24 +
.../arm/mve/intrinsics/vcaddq_rot90_s16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_s32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_s8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u16.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u32.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_u8.c | 22 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 23 +
.../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 22 +
.../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot180_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot270_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 23 +
.../arm/mve/intrinsics/vcmulq_rot90_f16.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot90_f32.c | 22 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 24 +
.../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vctp16q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp32q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp64q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 23 +
.../gcc.target/arm/mve/intrinsics/vctp8q.c | 22 +
.../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 14 +
.../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 23 +
.../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 14 +
.../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 24 +
.../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 23 +
.../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 23 +
.../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 22 +
.../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 14 +
.../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 14 +
.../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 24 +
.../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 15 +
.../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 14 +
.../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 23 +
.../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 23 +
.../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vddupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vddupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vddupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 26 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 15 +
.../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 24 +
.../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 22 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 23 +
.../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/vidupq_m_wb_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/vidupq_x_wb_u16.c | 26 +
.../arm/mve/intrinsics/vidupq_x_wb_u32.c | 26 +
.../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 26 +
.../arm/mve/intrinsics/viwdupq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 22 +
.../arm/mve/intrinsics/viwdupq_x_n_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 24 +
.../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 25 +
.../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 25 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 22 +
.../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 14 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 12 +
.../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 12 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 14 +
.../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 22 +
.../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 22 +
.../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_s64.c | 22 +
.../intrinsics/vldrdq_gather_shifted_offset_u64.c | 22 +
.../vldrdq_gather_shifted_offset_z_s64.c | 22 +
.../vldrdq_gather_shifted_offset_z_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 14 +
.../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 22 +
.../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 22 +
.../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_f16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u16.c | 22 +
.../intrinsics/vldrhq_gather_shifted_offset_u32.c | 22 +
.../vldrhq_gather_shifted_offset_z_f16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s16.c | 22 +
.../vldrhq_gather_shifted_offset_z_s32.c | 22 +
.../vldrhq_gather_shifted_offset_z_u16.c | 22 +
.../vldrhq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 14 +
.../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 14 +
.../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 22 +
.../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 22 +
.../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_f32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_s32.c | 22 +
.../intrinsics/vldrwq_gather_shifted_offset_u32.c | 22 +
.../vldrwq_gather_shifted_offset_z_f32.c | 22 +
.../vldrwq_gather_shifted_offset_z_s32.c | 22 +
.../vldrwq_gather_shifted_offset_z_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 22 +
.../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 22 +
.../arm/mve/intrinsics/vminnmavq_p_f16.c | 22 +
.../arm/mve/intrinsics/vminnmavq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vminq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u16.c | 23 +
.../arm/mve/intrinsics/vmladavaq_p_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmladavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmladavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_p_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u16.c | 22 +
.../arm/mve/intrinsics/vmlaldavq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 23 +
.../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavaxq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 22 +
.../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmullbq_int_s16.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_u16.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 22 +
.../arm/mve/intrinsics/vmullbq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmullbq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 24 +
.../arm/mve/intrinsics/vmullbq_poly_p16.c | 22 +
.../arm/mve/intrinsics/vmullbq_poly_p8.c | 22 +
.../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_m_s16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_s8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u16.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u32.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_m_u8.c | 24 +
.../arm/mve/intrinsics/vmulltq_int_s16.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_u16.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 22 +
.../arm/mve/intrinsics/vmulltq_int_x_s16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_s8.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u16.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u32.c | 23 +
.../arm/mve/intrinsics/vmulltq_int_x_u8.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 24 +
.../arm/mve/intrinsics/vmulltq_poly_p16.c | 22 +
.../arm/mve/intrinsics/vmulltq_poly_p8.c | 22 +
.../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 23 +
.../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 15 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vornq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vpnot.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 22 +
.../arm/mve/intrinsics/vqdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 22 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmullbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqdmullbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 22 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqdmulltq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqdmulltq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 22 +
.../arm/mve/intrinsics/vqmovunbq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovunbq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 22 +
.../arm/mve/intrinsics/vqmovuntq_m_s16.c | 23 +
.../arm/mve/intrinsics/vqmovuntq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmladhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmladhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlahq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrdmlashq_n_u8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 22 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 24 +
.../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 22 +
.../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 23 +
.../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 24 +
.../arm/mve/intrinsics/vqrshrntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u16.c | 22 +
.../arm/mve/intrinsics/vqrshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqrshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqrshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 22 +
.../arm/mve/intrinsics/vqshluq_m_n_s16.c | 23 +
.../arm/mve/intrinsics/vqshluq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 22 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshrunbq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshrunbq_n_s32.c | 22 +
.../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vqshruntq_n_s16.c | 22 +
.../arm/mve/intrinsics/vqshruntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 22 +
.../arm/mve/intrinsics/vreinterpretq_f16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_f32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_s64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_s8.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u16.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u32.c | 45 +
.../arm/mve/intrinsics/vreinterpretq_u64.c | 46 +
.../arm/mve/intrinsics/vreinterpretq_u8.c | 45 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 23 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhq_u32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhq_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 22 +
.../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 14 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 23 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 +
.../arm/mve/intrinsics/vshllbq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshllbq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 22 +
.../arm/mve/intrinsics/vshllbq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshllbq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 16 +
.../arm/mve/intrinsics/vshlltq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 24 +
.../arm/mve/intrinsics/vshlltq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 22 +
.../arm/mve/intrinsics/vshlltq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 16 +
.../arm/mve/intrinsics/vshlltq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 16 +
.../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 22 +
.../arm/mve/intrinsics/vshrntq_m_n_s16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_s32.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u16.c | 24 +
.../arm/mve/intrinsics/vshrntq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 38 +
.../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 38 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 22 +
.../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 22 +
.../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 22 +
.../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 22 +
.../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_s64.c | 22 +
.../vstrdq_scatter_shifted_offset_p_u64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 22 +
.../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 22 +
.../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 22 +
.../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_f16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u16.c | 22 +
.../vstrhq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 22 +
.../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 22 +
.../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 22 +
.../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_f32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_s32.c | 22 +
.../vstrwq_scatter_shifted_offset_p_u32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 22 +
.../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 24 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 23 +
.../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 22 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 16 +
.../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 16 +
.../arm/mve/intrinsics/vuninitializedq_float.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_float1.c | 17 +
.../arm/mve/intrinsics/vuninitializedq_int.c | 29 +
.../arm/mve/intrinsics/vuninitializedq_int1.c | 29 +
gcc/testsuite/gcc.target/arm/mve/mve.exp | 47 +
gcc/testsuite/gcc.target/i386/pr64409.c | 4 +-
gcc/testsuite/gcc.target/i386/pr71958.c | 7 +-
gcc/testsuite/gcc.target/i386/pr89229-3c.c | 2 +-
gcc/testsuite/gcc.target/i386/pr89229-4a.c | 16 +
gcc/testsuite/gcc.target/i386/pr89229-4b.c | 7 +
gcc/testsuite/gcc.target/i386/pr89229-4c.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-5a.c | 17 +
gcc/testsuite/gcc.target/i386/pr89229-5b.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-5c.c | 7 +
gcc/testsuite/gcc.target/i386/pr89229-6a.c | 16 +
gcc/testsuite/gcc.target/i386/pr89229-6b.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-6c.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-7a.c | 17 +
gcc/testsuite/gcc.target/i386/pr89229-7b.c | 6 +
gcc/testsuite/gcc.target/i386/pr89229-7c.c | 7 +
gcc/testsuite/gcc.target/i386/pr90096.c | 2 +-
gcc/testsuite/gcc.target/i386/pr94088.c | 9 +
gcc/testsuite/gcc.target/i386/pr94103.c | 17 +
.../gcc.target/powerpc/fold-vec-mule-misc.c | 2 +-
gcc/testsuite/gcc.target/powerpc/p9-minmax-3.c | 17 +
gcc/testsuite/gcc.target/powerpc/pr90763.c | 88 +
gcc/testsuite/gcc.target/powerpc/pr93800.c | 14 +
gcc/testsuite/gcc.target/riscv/interrupt-2.c | 4 -
.../gcc.target/xstormy16/sfr/06_sfrw_to_var.c | 2 +-
gcc/testsuite/gdc.dg/asm1.d | 9 +
gcc/testsuite/gdc.dg/asm5.d | 12 +
gcc/testsuite/gdc.dg/fileimports/pr93038.txt | 1 +
gcc/testsuite/gdc.dg/imports/pr92216.d | 22 +
gcc/testsuite/gdc.dg/pr92216.d | 13 +
gcc/testsuite/gdc.dg/pr92309.d | 25 +
gcc/testsuite/gdc.dg/pr93038.d | 8 +
gcc/testsuite/gdc.test/compilable/b12001.d | 9 +
.../gdc.test/compilable/imports/pr9471a.d | 2 +
.../gdc.test/compilable/imports/pr9471b.d | 5 +
.../gdc.test/compilable/imports/pr9471c.d | 18 +
.../gdc.test/compilable/imports/pr9471d.d | 1 +
gcc/testsuite/gdc.test/compilable/json.d | 21 +
gcc/testsuite/gdc.test/compilable/pr9471.d | 6 +
gcc/testsuite/gdc.test/compilable/staticforeach.d | 842 +
gcc/testsuite/gdc.test/compilable/test11169.d | 15 +
gcc/testsuite/gdc.test/compilable/test17819.d | 17 +
gcc/testsuite/gdc.test/compilable/test18871.d | 15 +
gcc/testsuite/gdc.test/compilable/test7815.d | 65 +
gcc/testsuite/gdc.test/compilable/test7886.d | 5 +
gcc/testsuite/gdc.test/fail_compilation/e7804_1.d | 11 +
gcc/testsuite/gdc.test/fail_compilation/e7804_2.d | 19 +
.../gdc.test/fail_compilation/fail11169.d | 28 -
.../gdc.test/fail_compilation/fail19182.d | 18 +
.../gdc.test/fail_compilation/fail19336.d | 17 +
.../gdc.test/fail_compilation/fail19520.d | 21 +
gcc/testsuite/gdc.test/fail_compilation/fail2195.d | 18 +
gcc/testsuite/gdc.test/fail_compilation/fail7815.d | 65 -
gcc/testsuite/gdc.test/fail_compilation/fail7886.d | 5 -
.../gdc.test/fail_compilation/staticforeach1.d | 13 +
.../gdc.test/fail_compilation/staticforeach2.d | 13 +
.../gdc.test/fail_compilation/staticforeach3.d | 7 +
.../gdc.test/fail_compilation/test17307.d | 12 +
.../gdc.test/fail_compilation/traits_alone.d | 10 +
gcc/testsuite/gdc.test/runnable/arrayop.d | 3 +-
gcc/testsuite/gdc.test/runnable/constfold.d | 18 +-
gcc/testsuite/gdc.test/runnable/e7804.d | 179 +
.../gdc.test/runnable/imports/template13478a.d | 5 +-
gcc/testsuite/gdc.test/runnable/staticforeach.d | 45 +
gcc/testsuite/gdc.test/runnable/test42.d | 60 +-
gcc/testsuite/gdc.test/runnable/traits.d | 38 +-
gcc/testsuite/gfortran.dg/goacc/declare-2.f95 | 21 +-
gcc/testsuite/gfortran.dg/goacc/declare-3.f95 | 10 +-
gcc/testsuite/gfortran.dg/goacc/pr78260-2.f90 | 13 +-
gcc/testsuite/gfortran.dg/goacc/pr94120-1.f90 | 11 +
gcc/testsuite/gfortran.dg/goacc/pr94120-2.f90 | 12 +
gcc/testsuite/gfortran.dg/goacc/pr94120-3.f90 | 13 +
gcc/testsuite/gfortran.dg/inquiry_type_ref_6.f90 | 24 +
gcc/testsuite/gnat.dg/subpools1.adb | 82 +
gcc/testsuite/lib/scanasm.exp | 2 +-
gcc/testsuite/lib/target-supports.exp | 45 +-
gcc/tree-call-cdce.c | 2 +-
gcc/tree-data-ref.c | 2 +-
gcc/tree-inline.c | 4 +-
gcc/tree-loop-distribution.c | 19 +-
gcc/tree-nested.c | 37 +-
gcc/tree-sra.c | 39 +-
gcc/tree-ssa-dom.c | 11 +-
gcc/tree-ssa-dse.c | 26 +-
gcc/tree-ssa-forwprop.c | 11 +-
gcc/tree-ssa-loop-im.c | 3 +-
gcc/tree-ssa-loop-split.c | 2 +-
gcc/tree-ssa-math-opts.c | 2 +-
gcc/tree-ssa-phiopt.c | 10 +-
gcc/tree-ssa-pre.c | 3 +-
gcc/tree-ssa-reassoc.c | 9 +-
gcc/tree-ssa-sccvn.c | 23 +-
gcc/tree-ssa-strlen.c | 247 +-
gcc/tree-ssa-strlen.h | 2 +-
gcc/tree-vect-loop.c | 2 +-
gcc/tree-vect-slp.c | 4 +-
gcc/tree.c | 12 +-
gcc/tree.def | 2 +-
gcc/value-prof.c | 4 +-
include/ChangeLog | 19 +
include/lto-symtab.h | 13 +
include/plugin-api.h | 32 +-
libcpp/po/ChangeLog | 4 +
libcpp/po/da.po | 51 +-
libgcc/ChangeLog | 4 +
libgcc/config/arm/t-arm | 3 +
libgomp/ChangeLog | 27 +
libgomp/testsuite/libgomp.c++/pr93931.C | 120 +
.../libgomp.c-c++-common/function-not-offloaded.c | 1 +
libgomp/testsuite/libgomp.c/pr93566.c | 113 +
.../libgomp.oacc-c++/firstprivate-mappings-1.C | 9 +
.../firstprivate-mappings-1.c | 9 +
.../libgomp.oacc-fortran/atomic_capture-1.f90 | 30 +-
libphobos/ChangeLog | 8 +
libphobos/Makefile.in | 2 +-
libphobos/configure | 2 +-
libphobos/configure.ac | 2 +-
libphobos/libdruntime/MERGE | 2 +-
libphobos/libdruntime/Makefile.in | 2 +-
libphobos/libdruntime/core/cpuid.d | 36 +-
libphobos/libdruntime/core/stdc/errno.d | 328 +
libphobos/libdruntime/core/stdc/fenv.d | 2 +
libphobos/libdruntime/core/sys/posix/config.d | 8 +-
libphobos/libdruntime/core/sys/posix/fcntl.d | 112 +-
libphobos/libdruntime/core/sys/posix/semaphore.d | 4 +-
libphobos/libdruntime/core/sys/posix/sys/socket.d | 62 +-
libphobos/libdruntime/core/sys/posix/sys/stat.d | 236 +-
libphobos/libdruntime/core/sys/posix/sys/types.d | 22 +-
libphobos/src/MERGE | 2 +-
libphobos/src/std/algorithm/iteration.d | 2 +-
libphobos/src/std/math.d | 20 +-
libstdc++-v3/ChangeLog | 137 +
libstdc++-v3/include/bits/fs_path.h | 11 +-
libstdc++-v3/include/bits/stl_algobase.h | 2 +-
libstdc++-v3/include/bits/stream_iterator.h | 4 +-
libstdc++-v3/include/bits/streambuf_iterator.h | 4 +-
libstdc++-v3/include/experimental/bits/fs_path.h | 40 +-
libstdc++-v3/include/experimental/executor | 235 +-
libstdc++-v3/include/experimental/socket | 18 +-
libstdc++-v3/include/std/ranges | 107 +-
libstdc++-v3/include/std/stop_token | 12 +
libstdc++-v3/include/std/type_traits | 70 +-
libstdc++-v3/src/c++17/fs_path.cc | 40 +
libstdc++-v3/testsuite/20_util/bind/91371.cc | 2 +-
.../testsuite/20_util/is_function/91371.cc | 2 +-
.../20_util/is_member_function_pointer/91371.cc | 2 +-
.../20_util/is_nothrow_constructible/94003.cc | 46 +
libstdc++-v3/testsuite/20_util/is_object/91371.cc | 2 +-
.../unordered_set/allocator/ext_ptr.cc | 2 +
.../testsuite/24_iterators/ostream_iterator/1.cc | 2 +-
.../27_io/filesystem/path/concat/94063.cc | 111 +
.../27_io/filesystem/path/generic/94242.cc | 52 +
.../filesystem/path/generic/generic_string.cc | 32 +
.../filesystem/path/generic/generic_string.cc | 46 +-
.../net/execution_context/make_service.cc | 36 +
.../testsuite/experimental/net/executor/1.cc | 93 +
.../testsuite/std/ranges/adaptors/lwg3286.cc | 72 +
.../testsuite/std/ranges/adaptors/split.cc | 33 +
.../testsuite/std/ranges/subrange/lwg3286.cc | 71 +
.../tr1/8_c_compatibility/cstdlib/functions.cc | 2 +-
libstdc++-v3/testsuite/util/testsuite_iterators.h | 14 +-
lto-plugin/ChangeLog | 20 +
lto-plugin/lto-plugin.c | 141 +-
maintainer-scripts/ChangeLog | 7 +
maintainer-scripts/gcc_release | 2 +-
maintainer-scripts/update_web_docs_git | 5 +-
2884 files changed, 125863 insertions(+), 10079 deletions(-)
create mode 100644 gcc/config/arm/arm_mve.h
create mode 100644 gcc/config/arm/arm_mve_builtins.def
create mode 100644 gcc/config/arm/mve.md
create mode 100644 gcc/testsuite/g++.dg/abi/align3.C
create mode 100644 gcc/testsuite/g++.dg/abi/empty30.C
create mode 100644 gcc/testsuite/g++.dg/abi/lambda-vis.C
create mode 100644 gcc/testsuite/g++.dg/abi/mangle74.C
create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic4.C
create mode 100644 gcc/testsuite/g++.dg/concepts/diagnostic6.C
create mode 100644 gcc/testsuite/g++.dg/concepts/pr93729.C
create mode 100644 gcc/testsuite/g++.dg/coroutines/torture/co-ret-15-default-retur [...]
create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl2.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl3.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl4.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl5.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/conv-tmpl6.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype74.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype75.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum40.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-overload1.C
delete mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist116.C
delete mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist117.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist121.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist122.C
delete mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-eh.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-variadic10.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept57.C
create mode 100644 gcc/testsuite/g++.dg/cpp0x/variadic178.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const17.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const18.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const19.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const20.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const21.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-tracking-const22.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union2.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union3.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union4.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-union5.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066-2.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066-3.C
create mode 100644 gcc/testsuite/g++.dg/cpp1y/pr94066.C
create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction70.C
create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction71.C
create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction72.C
create mode 100644 gcc/testsuite/g++.dg/cpp1z/conv-tmpl1.C
create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-using2.C
create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-union1.C
create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960-2.C
create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr67960.C
delete mode 100644 gcc/testsuite/g++.dg/eh/aggregate1.C
create mode 100644 gcc/testsuite/g++.dg/ext/pr94197.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr93347.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr94202.C
create mode 100644 gcc/testsuite/g++.dg/torture/pr94216.C
create mode 100644 gcc/testsuite/g++.dg/tree-ssa/pr94224.C
create mode 100644 gcc/testsuite/g++.dg/warn/Wconversion-pr94067.C
create mode 100644 gcc/testsuite/g++.target/aarch64/pr94052.C
create mode 100644 gcc/testsuite/g++.target/i386/pr94185.C
create mode 100644 gcc/testsuite/gcc.c-torture/compile/20200313-1.c
create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr90275.c
create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr94179.c
create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94130.c
create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr94134.c
create mode 100644 gcc/testsuite/gcc.c-torture/pr92372.c
create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-14.c
create mode 100644 gcc/testsuite/gcc.dg/Wbuiltin-declaration-mismatch-15.c
create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94047.c
create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94099.c
create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr94105.c
create mode 100644 gcc/testsuite/gcc.dg/attr-flatten-1.c
create mode 100644 gcc/testsuite/gcc.dg/attr-weakref-5.c
create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-1.c
create mode 100644 gcc/testsuite/gcc.dg/debug/dwarf2/pr93751-2.c
create mode 100644 gcc/testsuite/gcc.dg/dfp/pr94111.c
create mode 100644 gcc/testsuite/gcc.dg/lto/pr94157_0.c
create mode 100644 gcc/testsuite/gcc.dg/pr94015.c
create mode 100644 gcc/testsuite/gcc.dg/pr94114.c
create mode 100644 gcc/testsuite/gcc.dg/pr94121.c
create mode 100644 gcc/testsuite/gcc.dg/pr94166.c
create mode 100644 gcc/testsuite/gcc.dg/pr94167.c
create mode 100644 gcc/testsuite/gcc.dg/pr94172-1.c
create mode 100644 gcc/testsuite/gcc.dg/pr94172-2.c
create mode 100644 gcc/testsuite/gcc.dg/pr94188.c
create mode 100644 gcc/testsuite/gcc.dg/pr94189.c
create mode 100644 gcc/testsuite/gcc.dg/pr94211.c
create mode 100644 gcc/testsuite/gcc.dg/torture/20200311-1.c
create mode 100644 gcc/testsuite/gcc.dg/torture/pr94206.c
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr93435.c
create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr94125.c
create mode 100644 gcc/testsuite/gcc.misc-tests/gcov-pr94029.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94072.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/pr94201.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_fpu2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fpu3.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_libcall2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_move_gpr_to_gpr.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_float2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_int2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vector_uint2.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vadcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vandq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbicq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot270_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcaddq_rot90_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vclzq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot180_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmlaq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot180_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot270_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_rot90_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcreateq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp16q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp32q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp64q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vctp8q_m.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_m_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtbq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtmq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtnq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtpq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f16_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_f32_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_n_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_s32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u16_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_x_u32_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f16_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_m_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvttq_x_f32_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/veorq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot270_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhcaddq_rot90_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld1q_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vld4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offset_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_base_z_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offset_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrdq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_ [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_base_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offset_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_offse [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_gather_shift [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminvq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovnbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmovntq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_m_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmullbq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_int_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_m_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulltq_poly_x_p8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vnegq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vornq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vorrq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpnot.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vpselq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovntq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqnegq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlashq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrshruntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshrunbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqshruntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vqsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vreinterpretq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhaxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlsldavhxq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbciq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsbcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_r_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsliq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsriq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst1q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst2q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vst4q_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_scatter_offset_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrbq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_s64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base_u64.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrdq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrhq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_base [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_offs [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_scatter_shif [...]
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vstrwq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_s8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u16.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u32.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_u8.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c
create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve.exp
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-4c.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-5c.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-6c.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7a.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7b.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr89229-7c.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr94088.c
create mode 100644 gcc/testsuite/gcc.target/i386/pr94103.c
create mode 100644 gcc/testsuite/gcc.target/powerpc/p9-minmax-3.c
create mode 100644 gcc/testsuite/gcc.target/powerpc/pr90763.c
create mode 100644 gcc/testsuite/gcc.target/powerpc/pr93800.c
create mode 100644 gcc/testsuite/gdc.dg/asm5.d
create mode 100644 gcc/testsuite/gdc.dg/fileimports/pr93038.txt
create mode 100644 gcc/testsuite/gdc.dg/imports/pr92216.d
create mode 100644 gcc/testsuite/gdc.dg/pr92216.d
create mode 100644 gcc/testsuite/gdc.dg/pr92309.d
create mode 100644 gcc/testsuite/gdc.dg/pr93038.d
create mode 100644 gcc/testsuite/gdc.test/compilable/b12001.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471a.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471b.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471c.d
create mode 100644 gcc/testsuite/gdc.test/compilable/imports/pr9471d.d
create mode 100644 gcc/testsuite/gdc.test/compilable/pr9471.d
create mode 100644 gcc/testsuite/gdc.test/compilable/staticforeach.d
create mode 100644 gcc/testsuite/gdc.test/compilable/test17819.d
create mode 100644 gcc/testsuite/gdc.test/compilable/test18871.d
create mode 100644 gcc/testsuite/gdc.test/compilable/test7815.d
create mode 100644 gcc/testsuite/gdc.test/compilable/test7886.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_1.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/e7804_2.d
delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail11169.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19182.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19336.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail19520.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail2195.d
delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7815.d
delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail7886.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach1.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach2.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/staticforeach3.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test17307.d
create mode 100644 gcc/testsuite/gdc.test/fail_compilation/traits_alone.d
create mode 100644 gcc/testsuite/gdc.test/runnable/e7804.d
create mode 100644 gcc/testsuite/gdc.test/runnable/staticforeach.d
create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-1.f90
create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-2.f90
create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr94120-3.f90
create mode 100644 gcc/testsuite/gfortran.dg/inquiry_type_ref_6.f90
create mode 100644 gcc/testsuite/gnat.dg/subpools1.adb
create mode 100644 libgomp/testsuite/libgomp.c++/pr93931.C
create mode 100644 libgomp/testsuite/libgomp.c/pr93566.c
create mode 100644 libstdc++-v3/testsuite/20_util/is_nothrow_constructible/94003.cc
create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/concat/94063.cc
create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/generic/94242.cc
create mode 100644 libstdc++-v3/testsuite/experimental/net/execution_context/make_ [...]
create mode 100644 libstdc++-v3/testsuite/experimental/net/executor/1.cc
create mode 100644 libstdc++-v3/testsuite/std/ranges/adaptors/lwg3286.cc
create mode 100644 libstdc++-v3/testsuite/std/ranges/subrange/lwg3286.cc
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (9979ab6663 -> da2efc2050)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO
in repository toolchain/ci/binutils-gdb.
from 9979ab6663 binutils: doc: move artifacts back to MAINTAINERCLEANFILES
adds 190e5fc8b3 Re: Add support for a ".file 0" directive if supporting DWAR [...]
adds e893257635 Remove some obsolete comments
adds e4003a3495 [gdb] Support anonymous typedef generated by gcc -feliminate [...]
adds 72fbdf834d [gdb/testsuite] Fix testing build_executable result
adds e63ee24f98 Fix two typos in gdb_binary_search.h
adds 2f57795b8b asan: wasm: Out-of-memory
adds a15de1f599 readelf.c: Fix a typo in comments
adds 4c4898e8f5 x86: allow opcode templates to be templated
adds 3677e4c174 x86: use template for SSE floating point comparison insns
adds 3fabc17903 x86: use template for AVX/AVX512 floating point comparison insns
adds 2f13234bc5 x86: use template for XOP integer comparison, shift, and rot [...]
adds 865e20278c x86: use template for AVX512 integer comparison insns
adds 9509988993 PR25645, readelf segfault reading fuzzed alpha-vms binary
adds 0ba678c9ae [gdb/testsuite] Fix tcl error in cached_file
adds 384f368958 x86: Also pass -P to $(CPP) when processing i386-opc.tbl
adds 6b5e16ffd3 PR25648, objcopy SIGSEGV in ihex_write_record
adds 41da082238 objdump disassembly of files without symbols
adds e10ac147c8 ubsan: som: left shift of 1 by 31 places
adds a6a1f5e050 More 1 << 31 signed overflows
adds cecf854779 gdb/testsuite: Add is-stmt support to the DWARF compiler
adds 8c95582da8 gdb: Add support for tracking the DWARF line table is-stmt field
adds 1c33af7764 [gdb] Fix segv in "maint print symbols" for ada exec
adds 1db6f99030 Don't merge sections with differing MASKPROC or MASKOS flags
adds 9cc89dc0ac PR25651, objcopy SIGSEGV in copy_object
adds 435edf0bf2 powerpc64-ld infinite loop
adds 119789424b libctf: Mark bswap_identity_64 inline function as static.
adds b76f3a4237 [gdb/testsuite] Set EDITOR to true before using edit
adds 5496f3c635 Add support for generating DWARF-5 format directory and file [...]
adds dcc050c86c gdb: Fix out of bounds array access in buildsym_compunit::re [...]
adds 44f41bb7a1 [gdb/testsuite] Fix missing uint8_t in gdb.fortran/logical.exp
adds 8248d21a5b asan: som: unknown read
adds 1c6c46a012 [gdb/testsuite] Limit verbose scope in gdb.base/break-interp.exp
adds 7462c383f9 [gdb/testsuite] Fix FAILs due to verbose in foll-fork.exp
adds 976862ed56 Mark discriminants as artificial in gdb.dwarf2/variant.exp
adds e7a82140af Fix comment in ada-typeprint.c
adds 5a13315d1c [gdb/testsuite] Fix stepi pattern in gdb.btrace/reconnect.exp
adds ae531041c7 i386: Generate lfence with load/indirect branch/ret [CVE-2020-0551]
adds 97b4a8f744 i386: Add tests for lfence with load/indirect branch/ret
adds f870f78fb2 [gdb/testsuite] Fix printf regexp in gdb.server/sysroot.exp
adds 9e8f1c9000 NEWS: Mention x86 assembler options for CVE-2020-0551
adds 5308d1e771 [gdb/testsuite] Set language in gdb.ada/minsym.exp
adds a0761e34f0 gdb: enable -Wmissing-prototypes warning
adds 038b97fcd7 testsuite: use `pwd -W` to convert from Unix to Windows paths
adds dd69bf7a78 Avoid infinite recursion in find_pc_sect_line
adds 8fb879cd16 asan: readelf leaks
adds 1281424ccf [gdb/testsuite] Fix core file load FAIL in tls-core.exp
adds 3217502e1b [gdb/testsuite] Use string_to_regexp on core filename in gdb [...]
adds 9a2de3fc7f [gdb/testsuite] Fix gdb.linespec/explicit.exp FAIL with glib [...]
adds 307eafd8df [gdb/testsuite] Fix dw2-ranges-base.exp FAIL with lib debuginfo
adds e515d67ed6 [gdb/testsuite] Fix internal buffer full error in gdb.fortra [...]
adds 14e9c72c33 [gdb/testsuite] Avoid breakpoint in GLIBC in gdb.threads/execl.exp
adds 0925214029 [gdb/testsuite] Fix internal buffer full error in gdb.base/i [...]
adds 607c693210 sim: ppc: netbsd: Sync errno codes with NetBSD 9.99.49
adds 7a20f753ef sim: ppc: netbsd: Sync signal names with NetBSD 9.99.49
adds 8dd8e1c722 Remove use of deprecated core functions (in NetBSD/ARM)
adds 4d696a5c68 gdb/selftest.m4: ensure $development is set
adds db6878ac55 Move sourcing of development.sh to GDB_AC_COMMON
adds 74cd3f9d7e Don't include selftests objects in build when unit tests are [...]
adds 272cd5a31e Move gdb/selftest.m4 to gdbsupport/selftest.m4
adds 40310f30a5 gdb: make gdb.arch/amd64-disp-step-avx.exp actually test dis [...]
adds 3f512721a8 gdb: use foreach_with_prefix in gdb.base/break-interp.exp
adds 64f251023b Fix CORE_ADDR size assertion in symfile-mem.c
adds 53807e9f3d Don't use sprintf_vma for CORE_ADDR
adds 227031b2bf Cast to bfd_vma in arm-tdep.c
adds 9a665d6226 Fix gdbserver build when intl already built
adds 213291361b Change gdbsupport not to rely on BFD
adds 4635ff9753 Change gdbserver to use existing gdbsupport
adds 6ba0a32103 Remove deprecated core file functions
adds 301b21e0df [gdb/testsuite] Fix check-read1 FAIL in gdb.tui/corefile-run.exp
adds 49ba92c0a6 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs
adds fd486f32d1 asan: more readelf leaks
adds 502794d432 Fix several mix up between octets and bytes in ELF program headers
adds 666318230c Fix several mix up between octets and bytes in ELF program headers
adds 96c7f87394 [gdb/symtab] Fix partial unit psymtabs
adds 1673df3278 x86-64: correct mis-named X86_64_0D enumerator
adds 015ec493d8 Recognize aarch64 PT_GETREGS and PT_GETFPREGS notes on NetBSD
adds 66d1f7cc12 gas, arm: PR25660L Fix vadd/vsub with lt and le condition co [...]
adds 2e9145ace2 [gdb/testsuite] Fix mi-sym-info.exp matching FAILs (2)
adds 2d61316c32 [gdb/testsuite] Fix buffer full errors in gdb.mi/mi-sym-info.exp
adds 74e10d1742 x86: Check static link of dynamic objects
adds abf874aafe Add support for non-contiguous memory regions
adds 9fcbd8a90a Register NT_NETBSDCORE_AUXV (NetBSD-Core)
adds 06d949ec31 Implement NT_NETBSDCORE_LWPSTATUS (NetBSD-Core)
adds 1b83d09cd5 gdb/testsuite: Remove paths and make test names unique
adds ce3acbe9fa Use scoped_value_mark in value_print
adds b0c26e99f5 Refactor val_print and common_val_print
adds c2a44efee1 Introduce common_val_print_checked
adds 3444c526a3 Use common_val_print in infcmd.c
adds a6e05a6c3a Use common_val_print in mi-main.c
adds 040f66bd2d Use common_val_print in riscv-tdep.c
adds 72a45c9384 Use common_val_print in f-valprint.c
adds 410cf31501 Use common_val_print in cp-valprint.c
adds a1f6a07c3d Use common_val_print in c-valprint.c
adds 2b4e573d62 Introduce la_value_print_inner
adds 156bfec999 Introduce generic_value_print
adds 4f9ae81013 Introduce value_print_scalar_formatted
adds 4dba70eee1 Two simple uses of value_print_scalar_formatted
adds d121c6ce89 Introduce value_print_array_elements
adds 7fe471e9ae Simplify c_val_print_array
adds 1e592a8ae0 Make pascal_object_print_value_fields static
adds 6218219002 Introduce c_value_print_inner
adds 62c4663d3c Introduce m2_value_print_inner
adds c0941be613 Introduce pascal_value_print_inner
adds 24051bbe84 Introduce f_value_print_innner
adds 26792ee034 Introduce ada_value_print_inner
adds 5f56f7cbd2 Convert Rust printing to value-based API
adds 23b0f06be4 Convert Go printing to value-based API
adds d133c3e1a8 Convert D printing to value-based API
adds 59fcdac646 Convert Modula-2 printing to value-based API
adds 6a95a1f58d Convert Fortran printing to value-based API
adds 64d64d3a76 Rewrite pascal_value_print_inner
adds 07a328583d Convert Pascal to value-based API
adds abc66ce95e Initial rewrite of generic_value_print
adds 2a5b130bcb Introduce generic_value_print_ptr
adds 40f3ce189e Fix generic_val_print_enum for value-based printing
adds 65786af626 Remove generic_val_print_flags
adds 4112d2e602 Simplify generic_val_print_func
adds 6dde752183 Introduce generic_value_print_bool
adds fdddfccba1 Introduce generic_value_print_int
adds 3eec3b05b9 Introduce generic_value_print_char
adds f535400886 Simplify generic_val_print_float
adds 4f412b6e31 Introduce generic_value_print_complex
adds 5083623134 Rewrite c_value_print_inner
adds da3e2c2923 Introduce c_value_print_ptr
adds 2faac269d5 Introduce c_value_print_int
adds ce80b8bd37 Introduce c_value_print_memberptr
adds 6999f067c1 Introduce c_value_print_array
adds 64b653ca70 Introduce cp_print_value_fields and c_value_print_struct
adds fbf54e7554 Introduce cp_print_value
adds 5b5e15ecdd Rewrite ada_value_print_inner
adds 416595d640 Introduce ada_value_print_ptr
adds b9fa6e0798 Rewrite ada_value_print_1 floating point case
adds 39ef85a896 Introduce ada_value_print_num
adds 2e088f8b6e Convert ada_val_print_ref to value-based API
adds 0337112903 Convert ada_value_print to value-based API
adds b59eac3732 Introduce ada_value_print_array
adds 3a916a9757 Change print_field_values to use value-based API
adds 42331a1ea2 Change extension language pretty-printers to use value API
adds 426a9c18dd Remove val_print
adds 48e81d7f63 BFD_FAKE_SECTIONS formatting
adds 02a8180e6f non-contiguous elf test
adds f761cb13a9 asan: readelf: memory leaks
adds 780f96aed2 readelf large memory allocation
adds 09546b56ed [gdb/testsuite] Fix FAIL in gdb.base/printcmds.exp
adds 2ac70237d2 [gdb/testsuite] Fix unrecognized debug output level 'stateme [...]
adds 1bd6175ae7 Re: asan: more readelf leaks
adds 8b5d0a4f6f Include netbsd-core.lo for all arm/mips NetBSD targets
adds 25567eeece Define _KERNTYPES in vax-bsd-nat.c
adds 52feded778 Define _KERNTYPES in ppc-nbsd-nat.c
adds 8110f842bc Define _KERNTYPES in mips-nbsd-nat.c
adds d5be5fa420 Inherit vax_bsd_nat_target from nbsd_nat_target
adds 1275307303 Add explicit cast to fix build of vax-bsd-nat.c
adds 6227b330d5 Add support for threads in vax_bsd_nat_target
adds 013f99f035 Add support for NetBSD threads in x86-bsd-nat.c
adds 6018d381a0 Inherit arm_netbsd_nat_target from nbsd_nat_target
adds 75c56d3d12 Add support for NetBSD threads in arm-nbsd-nat.c
adds 54c4382534 [gdb/testsuite] Fix check-read1 FAIL in attach-many-short-li [...]
adds 2190cf067b Define _KERNTYPES in alpha-bsd-nat.c
adds 4fed520be2 Inherit alpha_netbsd_nat_target from nbsd_nat_target
adds 66eaca97eb Remove unused code from alpha-bsd-nat.c
adds 6def66f140 Add support for NetBSD threads in alpha-bsd-nat.c
adds f90280caf5 Define _KERNTYPES in m68k-bsd-nat.c
adds 01a801176e Inherit m68k_bsd_nat_target from nbsd_nat_target
adds bc10778499 m68k: bsd: Change type from char * to gdb_byte *
adds 154151a6e3 Add support for NetBSD threads in m68k-bsd-nat.c
adds ab44624cea [gdb/testsuite] Fix check-read1 FAILs in mi-fortran-modules.exp
adds 3293bbaffa Add C parser support for "restrict" and "_Atomic"
adds eaeaf44cfd [gdb/testsuite] Fix check-read1 FAIL with gdb.base/maint.exp
adds 6b9374f1e0 [gdb/testsuite] Fix solib-list.exp test-case for exec with d [...]
adds 7bac4137d7 asan: alpha-vms: null dereference
adds 60e63c3e97 ubsan: shift exponent 70 is too large
adds 28d1356774 asan: readelf leak in hppa_process_unwind
adds 4b3ecb3b91 PR25675: SIGSEGV in bfd_octets_per_byte
adds 2f89101fe8 [gdb/testsuite] Add cache_verify option for gdb_caching_procs
adds cb9b645d3e gdb: recognize 64 bits Windows executables as Cygwin osabi
adds fe4b2ee65c gdb: move enum gdb_osabi to osabi.h
adds 053205cc40 gdb: add Windows OS ABI
adds 7a1998dffb gdb: rename i386-cygwin-tdep.c to i386-windows-tdep.c
adds 5982a56ab9 gdb: rename content of i386-windows-tdep.c, cygwin to windows
adds 8db5243724 gdb: select "Cygwin" OS ABI for Cygwin binaries
adds 30efb6c7af gdb: define builtin long type to be 64 bits on amd64 Cygwin
adds 67430cd00a Fix dwarf2_name caching bug
adds 817a758576 arc: Migrate to new target features
adds 771dd3a88b Initialize base_value in pascal_object_print_value
adds 7325b16ba4 [gdb/testsuite] Give up after consecutive timeouts in comple [...]
adds 589902954d [gdb] Skip imports of c++ CUs
adds a2ecbe9fb7 Rewrite nbsd_nat_target::pid_to_exec_file to sysctl(3)
adds 9e38d61910 Include missing header to get missing declarations
adds 946ffddcae Automatic date update in version.in
adds 9809762324 Inherit sh_nbsd_nat_target from nbsd_nat_target
adds a225c9a869 Add support for NetBSD threads in sh-nbsd-nat.c
adds ecbbbdba71 Remove a double free in the BFD library triggered when parsi [...]
adds 68e52bc7ec Fix a small set of Z80 problems.
adds 327ef784ba Replace a couple of assertions in the BFD library that can b [...]
adds d3c3c54293 Fix PR number in previous delta
adds 2108a63a5a Add support for NetBSD threads in sparc-nat.c
adds fe64b263e0 Automatic date update in version.in
adds 5ccd2fb722 Rename the read symbol to xread
adds d3e2a5e85d Include <alloca.h> conditionally
adds 1c0aa1fbb2 Add support for NetBSD threads in amd64-bsd-nat.c
adds fb516a6913 Add support for NetBSD threads in i386-bsd-nat.c
adds 5a82b8a12b Namespace the reg class to avoid clashes with OS headers
adds 53215f214c Non-contiguous memory regions support: Avoid calls to abort
adds ac4bf06ca2 Fix seg-fault in strip when copying a file containing corrup [...]
adds aef397a154 Non-contiguous memory regions support: Fix testcases after p [...]
adds a9933ccf46 [gdb/testsuite] Add test-case gdb.dwarf2/break-inline-psymtab.exp
adds cdf236890c Automatic date update in version.in
adds 645ba68105 setup_archive parameter mismatch
adds b966f55ffa Invalid read in process_netbsd_elf_note
adds 1cb7d8b1af readelf leak in process_archive
adds 81a65eb338 Don't use bfd.h in binutils/elfcomm.c
adds effc14f54c Additional c99 elfxx-riscv.c fix
adds d8c8b84859 [gdb/testsuite] Fix gdb.opt/inline-locals.exp KFAILs
adds 724fd9ba43 gdb: Restructure the completion_tracker class
adds 19a2740f7f gdb: Remove C++ symbol aliases from completion list
adds 6b8c53f2f1 gdb/testsuite/fortran: Add mixed language stack test
adds cada5fc921 gdb: Handle W and X remote packets without giving a warning
adds ef3df11042 readelf.c: Use unsigned long to iterate over num_syms
adds fcc7376e0a Avoid get_ptrace_pid() usage on NetBSD in x86-bsd-nat.c
adds 6a541707f3 Fix assertion failure in the BFD library when called to pars [...]
adds 2d07da271e [AArch64] When unavailable, fetch VG from ptrace.
adds 3734bec833 Include: Sync lto-symtab.h and plugin-api.h with GCC
adds f3a08f7778 Fix discrepancies in nm's --line-number output by adding sup [...]
adds f09db38094 Disable get_ptrace_pid for NetBSD
adds 9a6c68caa9 Add support for --no-rosegment option.
adds ce2ea1c7e0 Automatic date update in version.in
adds a859124df2 tidy elf_backend calls
adds 833d919c93 PowerPC disassembly of odd sized sections
adds fe90ae8a9f NDS32 disassembly of odd sized sections
adds 340f3ac808 metag uninitialized memory read
adds 67338173a4 XCOFF uninitialized read
adds c02d66610b Silence warnings due to plugin API change
adds c3a1714ce7 plugin: Use LDPT_ADD_SYMBOLS_V2 to get symbol type
adds 3d98c46092 plugin: Don't invoke LTO-wrapper
adds 5844b4657a Fix compile time warnings about the possibility of using uni [...]
adds c7da12c72c Add support for NetBSD threads in ppc-nbsd-nat.c
adds 0d832e7f5e Add support for the xdef and xref pseudo-ops to the Z80 assembler.
adds 0dd7b8f788 [gdb/testsuite] Fix timeouts in gdb.threads/step-over-*.exp
adds 4a90f06205 Add support for NetBSD threads in hppa-nbsd-nat.c
adds 9faa006d11 Inherit ppc_nbsd_nat_target from nbsd_nat_target
adds 70304be939 Fix Ada val_print removal regression
adds 1773be9ea2 Fix column alignment in "maint info line-table"
adds f67210ff1c Avoid stringop-truncation errors
adds f7d4f0b1b9 Fix assert in c-exp.y
adds 1ff700c202 Update the return type of gdb_ptrace to be more flexible
adds c884cc4619 gdb: remove HAVE_DECL_PTRACE
adds c623cc9089 [gdb/testsuite] Fix gdb.threads/omp-par-scope.exp XPASS
adds fe26d3a34a Make dwarf2_evaluate_property parameter const
adds d9fb0d7136 Automatic date update in version.in
adds e3b1fa32c2 include: Sync lto-symtab.h and plugin-api.h with GCC
adds da2efc2050 Automatic date update in version.in
No new revisions were added by this update.
Summary of changes:
ChangeLog | 15 +
Makefile.def | 5 +-
Makefile.in | 5 +-
bfd/ChangeLog | 252 +
bfd/bfd-in2.h | 29 +-
bfd/bfd.c | 5 +-
bfd/coff-rs6000.c | 8 +-
bfd/config.in | 6 -
bfd/configure | 14 +-
bfd/configure.ac | 10 +-
bfd/dwarf2.c | 86 +-
bfd/ecoff.c | 6 +-
bfd/elf-bfd.h | 2 +-
bfd/elf-linker-x86.h | 6 +
bfd/elf.c | 399 +-
bfd/elf32-arm.c | 8 +
bfd/elf32-csky.c | 8 +
bfd/elf32-hppa.c | 27 +
bfd/elf32-m68hc11.c | 8 +
bfd/elf32-m68hc12.c | 8 +
bfd/elf32-metag.c | 12 +-
bfd/elf32-nios2.c | 11 +
bfd/elf64-ppc.c | 40 +-
bfd/elfcode.h | 42 +-
bfd/elflink.c | 55 +-
bfd/elfnn-aarch64.c | 14 +-
bfd/elfnn-ia64.c | 7 +-
bfd/elfxx-riscv.c | 3 +-
bfd/elfxx-x86.c | 17 +
bfd/ihex.c | 9 +-
bfd/merge.c | 22 +-
bfd/plugin.c | 487 +-
bfd/plugin.h | 5 +-
bfd/section.c | 31 +-
bfd/som.c | 3 +
bfd/version.h | 2 +-
bfd/vms-alpha.c | 38 +-
bfd/wasm-module.c | 27 +-
binutils/ChangeLog | 155 +
binutils/ar.c | 2 +-
binutils/dwarf.c | 59 +-
binutils/dwarf.h | 2 +
binutils/elfcomm.c | 68 +-
binutils/elfcomm.h | 6 +-
binutils/elfedit.c | 14 +-
binutils/nm.c | 2 +-
binutils/objcopy.c | 33 +-
binutils/objdump.c | 12 +-
binutils/readelf.c | 592 +-
binutils/testsuite/binutils-all/dw4.s | 1974 ++
binutils/testsuite/binutils-all/dw5.W | 6 +-
binutils/testsuite/binutils-all/nm.exp | 47 +
binutils/unwind-ia64.c | 21 +-
gas/ChangeLog | 158 +
gas/NEWS | 8 +
gas/config/tc-arm.c | 15 +-
gas/config/tc-csky.c | 4 +-
gas/config/tc-i386.c | 366 +-
gas/config/tc-mcore.c | 4 +-
gas/config/tc-mips.c | 4 +-
gas/config/tc-nds32.c | 4 +-
gas/config/tc-nios2.c | 2 +-
gas/config/tc-z80.c | 133 +-
gas/config/tc-z80.h | 3 +
gas/doc/as.texi | 18 +-
gas/doc/c-i386.texi | 43 +
gas/doc/c-z80.texi | 83 +-
gas/dwarf2dbg.c | 683 +-
gas/testsuite/gas/arm/mve-vaddsub-it-bad.d | 6 +
gas/testsuite/gas/arm/mve-vaddsub-it-bad.l | 7 +
gas/testsuite/gas/arm/mve-vaddsub-it-bad.s | 11 +
gas/testsuite/gas/arm/mve-vaddsub-it.d | 23 +
gas/testsuite/gas/arm/mve-vaddsub-it.s | 17 +
gas/testsuite/gas/arm/nomve-vaddsub-it.d | 24 +
gas/testsuite/gas/elf/dwarf-5-file0.d | 13 +
gas/testsuite/gas/elf/dwarf-5-file0.s | 33 +-
gas/testsuite/gas/i386/avx-16bit.d | 112 +
gas/testsuite/gas/i386/avx-intel.d | 112 +
gas/testsuite/gas/i386/avx.d | 112 +
gas/testsuite/gas/i386/avx.s | 112 +
gas/testsuite/gas/i386/i386.exp | 14 +
gas/testsuite/gas/i386/lfence-byte.d | 30 +
gas/testsuite/gas/i386/lfence-byte.e | 9 +
gas/testsuite/gas/i386/lfence-byte.s | 23 +
gas/testsuite/gas/i386/lfence-indbr-a.d | 21 +
gas/testsuite/gas/i386/lfence-indbr-b.d | 20 +
gas/testsuite/gas/i386/lfence-indbr-c.d | 19 +
gas/testsuite/gas/i386/lfence-indbr.e | 5 +
gas/testsuite/gas/i386/lfence-indbr.s | 8 +
gas/testsuite/gas/i386/lfence-load.d | 112 +
gas/testsuite/gas/i386/lfence-load.s | 60 +
gas/testsuite/gas/i386/lfence-ret-a.d | 18 +
gas/testsuite/gas/i386/lfence-ret-b.d | 20 +
gas/testsuite/gas/i386/lfence-ret.s | 4 +
gas/testsuite/gas/i386/x86-64-lfence-byte.d | 30 +
gas/testsuite/gas/i386/x86-64-lfence-byte.e | 9 +
gas/testsuite/gas/i386/x86-64-lfence-byte.s | 23 +
gas/testsuite/gas/i386/x86-64-lfence-indbr-a.d | 21 +
gas/testsuite/gas/i386/x86-64-lfence-indbr-b.d | 20 +
gas/testsuite/gas/i386/x86-64-lfence-indbr-c.d | 19 +
gas/testsuite/gas/i386/x86-64-lfence-indbr.e | 5 +
gas/testsuite/gas/i386/x86-64-lfence-indbr.s | 8 +
gas/testsuite/gas/i386/x86-64-lfence-load.d | 114 +
gas/testsuite/gas/i386/x86-64-lfence-load.s | 61 +
gas/testsuite/gas/i386/x86-64-lfence-ret-a.d | 18 +
gas/testsuite/gas/i386/x86-64-lfence-ret-b.d | 20 +
gas/testsuite/gas/lns/lns-diag-1.l | 2 +-
gas/testsuite/gas/z80/colonless.d | 12 +-
gas/testsuite/gas/z80/colonless.s | 4 +
gas/testsuite/gas/z80/ez80_adl_all.d | 8 +-
gas/testsuite/gas/z80/ez80_unsup_regs.d | 34 +
gas/testsuite/gas/z80/ez80_z80_all.d | 8 +-
gas/testsuite/gas/z80/gbz80_unsup_regs.d | 45 +
gas/testsuite/gas/z80/r800_unsup_regs.d | 35 +
gas/testsuite/gas/z80/unsup_regs.s | 71 +
gas/testsuite/gas/z80/z180_unsup_regs.d | 39 +
gas/testsuite/gas/z80/z80.exp | 87 +-
gas/testsuite/gas/z80/z80_strict_unsup_regs.d | 39 +
gas/testsuite/gas/z80/z80_unsup_regs.d | 34 +
gas/testsuite/gas/z80/z80n_unsup_regs.d | 34 +
gdb/ChangeLog | 1009 +
gdb/Makefile.in | 16 +-
gdb/acinclude.m4 | 2 +-
gdb/ada-lang.c | 2 +-
gdb/ada-lang.h | 8 +-
gdb/ada-tasks.c | 3 +-
gdb/ada-typeprint.c | 2 +-
gdb/ada-valprint.c | 384 +-
gdb/alpha-bsd-nat.c | 63 +-
gdb/amd64-bsd-nat.c | 48 +-
gdb/amd64-windows-tdep.c | 41 +-
gdb/arc-tdep.c | 59 +-
gdb/arc-tdep.h | 4 +
gdb/arch/arc.c | 58 +
gdb/arch/arc.h | 48 +
gdb/arm-nbsd-nat.c | 154 +-
gdb/arm-nbsd-tdep.c | 75 +-
.../gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} | 34 +-
gdb/arm-tdep.c | 4 +-
gdb/breakpoint.c | 5 +-
gdb/buildsym-legacy.c | 4 +-
gdb/buildsym.c | 17 +-
gdb/buildsym.h | 3 +-
gdb/c-exp.y | 56 +-
gdb/c-lang.c | 8 +-
gdb/c-lang.h | 20 +-
gdb/c-typeprint.c | 27 +-
gdb/c-valprint.c | 268 +-
gdb/completer.c | 209 +-
gdb/completer.h | 45 +-
gdb/config.in | 4 -
gdb/configure | 39 +-
gdb/configure.ac | 7 +-
gdb/configure.tgt | 12 +-
gdb/corelow.c | 170 +-
gdb/cp-valprint.c | 141 +-
gdb/d-lang.c | 2 +-
gdb/d-lang.h | 10 +-
gdb/d-valprint.c | 22 +-
gdb/defs.h | 31 -
gdb/disasm-selftests.c | 5 -
gdb/disasm.c | 6 +
gdb/dwarf2/loc.c | 10 +-
gdb/dwarf2/loc.h | 2 +-
gdb/dwarf2/read.c | 63 +-
gdb/dwarf2/read.h | 6 +
gdb/extension-priv.h | 17 +-
gdb/extension.c | 19 +-
gdb/extension.h | 6 +-
gdb/f-lang.c | 2 +-
gdb/f-lang.h | 9 +-
gdb/f-valprint.c | 62 +-
gdb/features/Makefile | 6 +-
gdb/features/arc-arcompact.c | 74 -
gdb/features/arc-arcompact.xml | 85 -
gdb/features/arc-v2.c | 78 -
gdb/features/arc-v2.xml | 92 -
gdb/features/arc/aux-arcompact.c | 31 +
gdb/features/arc/aux-arcompact.xml | 28 +
gdb/features/arc/aux-v2.c | 35 +
gdb/features/arc/aux-v2.xml | 32 +
gdb/features/arc/core-arcompact.c | 47 +
gdb/features/arc/core-arcompact.xml | 58 +
gdb/features/arc/core-v2.c | 47 +
gdb/features/arc/core-v2.xml | 61 +
gdb/gdbarch-selftests.c | 4 -
gdb/gdbarch.h | 1 +
gdb/gdbarch.sh | 1 +
gdb/gdbcore.h | 68 -
gdb/gdbtypes.h | 4 +-
gdb/go-lang.c | 2 +-
gdb/go-lang.h | 10 +-
gdb/go-valprint.c | 16 +-
gdb/guile/guile-internal.h | 5 +-
gdb/guile/scm-pretty-print.c | 16 +-
gdb/guile/scm-value.c | 18 +
gdb/hppa-nbsd-nat.c | 14 +-
gdb/i386-bsd-nat.c | 63 +-
gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} | 45 +-
gdb/inf-ptrace.c | 47 +-
gdb/inf-ptrace.h | 7 +-
gdb/infcmd.c | 12 +-
gdb/infrun.c | 51 +-
gdb/jit.c | 1 +
gdb/language.c | 14 +-
gdb/language.h | 25 +-
gdb/linux-tdep.c | 4 +-
gdb/m2-lang.c | 2 +-
gdb/m2-lang.h | 8 +-
gdb/m2-valprint.c | 95 +-
gdb/m68k-bsd-nat.c | 27 +-
gdb/mi/mi-main.c | 4 +-
gdb/mips-nbsd-nat.c | 2 +
gdb/mips-tdep.c | 5 +-
gdb/nat/aarch64-sve-linux-ptrace.c | 21 +-
gdb/nat/gdb_ptrace.h | 8 -
gdb/nbsd-nat.c | 22 +-
gdb/objc-lang.c | 2 +-
gdb/opencl-lang.c | 2 +-
gdb/osabi.c | 1 +
gdb/osabi.h | 32 +
gdb/p-lang.c | 2 +-
gdb/p-lang.h | 16 +-
gdb/p-valprint.c | 161 +-
gdb/ppc-nbsd-nat.c | 19 +-
gdb/printcmd.c | 5 +-
gdb/psymtab.c | 44 +-
gdb/psymtab.h | 6 +
gdb/ptrace.m4 | 6 +-
gdb/python/py-prettyprint.c | 17 +-
gdb/python/py-value.c | 21 +
gdb/python/python-internal.h | 5 +-
gdb/record-btrace.c | 11 +-
gdb/regformats/regdef.h | 4 +
gdb/remote.c | 58 +-
gdb/riscv-tdep.c | 12 +-
gdb/rust-lang.c | 120 +-
gdb/sh-nbsd-nat.c | 11 +-
gdb/sparc-nat.c | 50 +-
gdb/stack.c | 4 +-
gdb/symfile-mem.c | 2 +-
gdb/symmisc.c | 29 +-
gdb/symtab.c | 58 +-
gdb/symtab.h | 10 +
gdb/target-descriptions.c | 3 +-
gdb/testsuite/ChangeLog | 238 +
gdb/testsuite/gdb.ada/access_to_packed_array.exp | 10 +
gdb/testsuite/gdb.ada/minsyms.exp | 2 +
...{access_to_packed_array.exp => sub_variant.exp} | 21 +-
gdb/testsuite/gdb.ada/sub_variant/subv.adb | 45 +
gdb/testsuite/gdb.arch/amd64-disp-step-avx.S | 5 +
gdb/testsuite/gdb.arch/amd64-disp-step-avx.exp | 8 +-
gdb/testsuite/gdb.base/break-interp.exp | 286 +-
gdb/testsuite/gdb.base/cvexpr.exp | 11 +
gdb/testsuite/gdb.base/foll-fork.exp | 10 +-
gdb/testsuite/gdb.base/info-types.exp | 40 +-
gdb/testsuite/gdb.base/list-ambiguous.exp | 4 +
gdb/testsuite/gdb.base/maint.exp | 45 +-
gdb/testsuite/gdb.base/printcmds.c | 3 +
gdb/testsuite/gdb.base/printcmds.exp | 3 +
gdb/testsuite/gdb.btrace/reconnect.exp | 2 +-
gdb/testsuite/gdb.cp/ref-params.exp | 2 +-
gdb/testsuite/gdb.cp/rvalue-ref-params.exp | 2 +-
gdb/testsuite/gdb.cp/step-and-next-inline.cc | 66 +
gdb/testsuite/gdb.cp/step-and-next-inline.exp | 123 +
.../step-and-next-inline.h} | 37 +-
.../break-inline-psymtab-2.c} | 30 +-
.../break-inline-psymtab.c} | 29 +-
.../break-inline-psymtab.exp} | 33 +-
gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.c | 99 +
gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.exp | 265 +
gdb/testsuite/gdb.dwarf2/dw2-is-stmt.c | 61 +
gdb/testsuite/gdb.dwarf2/dw2-is-stmt.exp | 267 +
gdb/testsuite/gdb.dwarf2/dw2-ranges-base.exp | 8 +-
gdb/testsuite/gdb.dwarf2/imported-unit.exp | 13 +
gdb/testsuite/gdb.dwarf2/variant.exp | 3 +
gdb/testsuite/gdb.fortran/logical.exp | 2 +-
gdb/testsuite/gdb.fortran/logical.f90 | 2 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.c | 37 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp | 85 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.exp | 163 +
gdb/testsuite/gdb.fortran/mixed-lang-stack.f90 | 116 +
gdb/testsuite/gdb.fortran/module.exp | 37 +-
.../gdb.linespec/cp-completion-aliases.cc | 73 +
.../gdb.linespec/cp-completion-aliases.exp | 54 +
gdb/testsuite/gdb.linespec/explicit.exp | 20 +-
gdb/testsuite/gdb.mi/mi-fortran-modules.exp | 116 +-
gdb/testsuite/gdb.mi/mi-sym-info-2.c | 5 +
gdb/testsuite/gdb.mi/mi-sym-info.exp | 190 +-
gdb/testsuite/gdb.opt/inline-locals.exp | 26 +-
gdb/testsuite/gdb.server/exit-multiple-threads.c | 202 +
gdb/testsuite/gdb.server/exit-multiple-threads.exp | 136 +
gdb/testsuite/gdb.server/solib-list.exp | 17 +-
gdb/testsuite/gdb.server/sysroot.exp | 3 +-
.../attach-many-short-lived-threads.exp | 16 +-
gdb/testsuite/gdb.threads/execl.exp | 7 +
gdb/testsuite/gdb.threads/omp-par-scope.exp | 4 +-
.../gdb.threads/step-over-lands-on-breakpoint.exp | 5 +-
.../gdb.threads/step-over-trips-on-watchpoint.exp | 5 +-
.../gdb.tui/tui-layout-asm-short-prog.exp | 2 +-
gdb/testsuite/gdb.tui/tui-layout-asm.exp | 2 +-
gdb/testsuite/lib/cache.exp | 37 +-
gdb/testsuite/lib/completion-support.exp | 27 +-
gdb/testsuite/lib/dwarf.exp | 8 +-
gdb/testsuite/lib/gdb.exp | 42 +-
gdb/testsuite/lib/tuiterm.exp | 15 +-
gdb/type-stack.c | 76 +-
gdb/type-stack.h | 2 +
gdb/user-regs.c | 21 +-
gdb/valops.c | 4 +-
gdb/valprint.c | 457 +-
gdb/valprint.h | 50 +-
gdb/value.h | 7 -
gdb/vax-bsd-nat.c | 17 +-
gdb/windows-tdep.c | 99 +
gdb/windows-tdep.h | 6 +
gdb/x86-bsd-nat.c | 29 +-
gdb/xcoffread.c | 4 +
gdbserver/ChangeLog | 53 +
gdbserver/Makefile.in | 100 +-
gdbserver/acinclude.m4 | 5 +-
gdbserver/config.in | 8 +-
gdbserver/configure | 4967 ++--
gdbserver/configure.ac | 16 +-
gdbserver/regcache.cc | 2 +-
gdbserver/tdesc.cc | 2 +-
gdbserver/tdesc.h | 2 +-
gdbsupport/ChangeLog | 39 +
gdbsupport/Makefile.in | 3 +-
gdbsupport/acinclude.m4 | 2 +-
gdbsupport/common-defs.h | 18 +-
gdbsupport/common-types.h | 32 +-
gdbsupport/common.m4 | 3 +
gdbsupport/config.in | 4 -
gdbsupport/configure | 35 +-
gdbsupport/configure.ac | 3 -
gdbsupport/gdb_binary_search.h | 4 +-
{gdb => gdbsupport}/selftest.m4 | 7 +-
gdbsupport/warning.m4 | 1 +
gold/ChangeLog | 4 +
gold/options.h | 2 +-
include/ChangeLog | 53 +
include/bfdlink.h | 12 +-
include/elf/common.h | 2 +
include/elf/internal.h | 30 +-
include/lto-symtab.h | 13 +
include/plugin-api.h | 32 +-
include/som/aout.h | 8 +-
include/som/lst.h | 2 +-
ld/ChangeLog | 93 +
ld/NEWS | 3 +
ld/emulparams/elf32_x86_64.sh | 1 +
ld/emulparams/elf_i386.sh | 1 +
ld/emulparams/elf_x86_64.sh | 1 +
ld/emulparams/static.sh | 12 +
ld/emultempl/armelf.em | 3 +-
ld/emultempl/elf-x86.em | 1 +
ld/emultempl/xtensaelf.em | 4 +
ld/ld.texi | 42 +
ld/ldelf.c | 8 +-
ld/ldexp.c | 3 +-
ld/ldlang.c | 139 +-
ld/ldlex.h | 2 +
ld/lexsup.c | 10 +
ld/testplug.c | 5 +-
ld/testplug2.c | 5 +-
ld/testplug3.c | 5 +-
ld/testplug4.c | 5 +-
ld/testsuite/ld-arm/arm-elf.exp | 7 +
ld/testsuite/ld-arm/non-contiguous-arm.d | 4 +
ld/testsuite/ld-arm/non-contiguous-arm.ld | 34 +
ld/testsuite/ld-arm/non-contiguous-arm.s | 35 +
ld/testsuite/ld-arm/non-contiguous-arm2.d | 77 +
ld/testsuite/ld-arm/non-contiguous-arm2.ld | 33 +
ld/testsuite/ld-arm/non-contiguous-arm3.d | 83 +
ld/testsuite/ld-arm/non-contiguous-arm3.ld | 33 +
ld/testsuite/ld-arm/non-contiguous-arm4.d | 4 +
ld/testsuite/ld-arm/non-contiguous-arm4.ld | 34 +
ld/testsuite/ld-arm/non-contiguous-arm5.d | 77 +
ld/testsuite/ld-arm/non-contiguous-arm5.ld | 34 +
ld/testsuite/ld-arm/non-contiguous-arm6.d | 77 +
ld/testsuite/ld-arm/non-contiguous-arm6.ld | 33 +
ld/testsuite/ld-elf/linux-x86.exp | 33 +-
ld/testsuite/ld-elf/non-contiguous.d | 28 +
ld/testsuite/ld-elf/non-contiguous.ld | 47 +
ld/testsuite/ld-elf/non-contiguous.s | 21 +
ld/testsuite/ld-elf/pr24920.err | 1 +
ld/testsuite/ld-plugin/lto.exp | 15 +-
ld/testsuite/ld-powerpc/non-contiguous-powerpc.d | 5 +
ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld | 22 +
ld/testsuite/ld-powerpc/non-contiguous-powerpc.s | 8 +
ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d | 5 +
ld/testsuite/ld-powerpc/powerpc.exp | 3 +
libctf/ChangeLog | 4 +
libctf/swap.h | 2 +-
opcodes/ChangeLog | 69 +
opcodes/Makefile.am | 2 +-
opcodes/Makefile.in | 2 +-
opcodes/i386-dis.c | 6 +-
opcodes/i386-gen.c | 317 +-
opcodes/i386-opc.tbl | 859 +-
opcodes/i386-tbl.h | 26046 ++++++++++---------
opcodes/metag-dis.c | 10 +-
opcodes/nds32-dis.c | 24 +-
opcodes/ppc-dis.c | 28 +-
opcodes/z80-dis.c | 27 +-
sim/ppc/ChangeLog | 8 +
sim/ppc/emul_netbsd.c | 51 +-
408 files changed, 30844 insertions(+), 20494 deletions(-)
create mode 100644 binutils/testsuite/binutils-all/dw4.s
create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.d
create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.l
create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it-bad.s
create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.d
create mode 100644 gas/testsuite/gas/arm/mve-vaddsub-it.s
create mode 100644 gas/testsuite/gas/arm/nomve-vaddsub-it.d
create mode 100644 gas/testsuite/gas/i386/lfence-byte.d
create mode 100644 gas/testsuite/gas/i386/lfence-byte.e
create mode 100644 gas/testsuite/gas/i386/lfence-byte.s
create mode 100644 gas/testsuite/gas/i386/lfence-indbr-a.d
create mode 100644 gas/testsuite/gas/i386/lfence-indbr-b.d
create mode 100644 gas/testsuite/gas/i386/lfence-indbr-c.d
create mode 100644 gas/testsuite/gas/i386/lfence-indbr.e
create mode 100644 gas/testsuite/gas/i386/lfence-indbr.s
create mode 100644 gas/testsuite/gas/i386/lfence-load.d
create mode 100644 gas/testsuite/gas/i386/lfence-load.s
create mode 100644 gas/testsuite/gas/i386/lfence-ret-a.d
create mode 100644 gas/testsuite/gas/i386/lfence-ret-b.d
create mode 100644 gas/testsuite/gas/i386/lfence-ret.s
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.e
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-byte.s
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-a.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-b.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr-c.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr.e
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-indbr.s
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-load.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-load.s
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-ret-a.d
create mode 100644 gas/testsuite/gas/i386/x86-64-lfence-ret-b.d
create mode 100644 gas/testsuite/gas/z80/ez80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/gbz80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/r800_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/unsup_regs.s
create mode 100644 gas/testsuite/gas/z80/z180_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80_strict_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80_unsup_regs.d
create mode 100644 gas/testsuite/gas/z80/z80n_unsup_regs.d
create mode 100644 gdb/arch/arc.c
create mode 100644 gdb/arch/arc.h
copy gdb/{testsuite/gdb.mi/mi-sym-info-2.c => arm-nbsd-tdep.h} (65%)
delete mode 100644 gdb/features/arc-arcompact.c
delete mode 100644 gdb/features/arc-arcompact.xml
delete mode 100644 gdb/features/arc-v2.c
delete mode 100644 gdb/features/arc-v2.xml
create mode 100644 gdb/features/arc/aux-arcompact.c
create mode 100644 gdb/features/arc/aux-arcompact.xml
create mode 100644 gdb/features/arc/aux-v2.c
create mode 100644 gdb/features/arc/aux-v2.xml
create mode 100644 gdb/features/arc/core-arcompact.c
create mode 100644 gdb/features/arc/core-arcompact.xml
create mode 100644 gdb/features/arc/core-v2.c
create mode 100644 gdb/features/arc/core-v2.xml
rename gdb/{i386-cygwin-tdep.c => i386-windows-tdep.c} (83%)
copy gdb/testsuite/gdb.ada/{access_to_packed_array.exp => sub_variant.exp} (59%)
create mode 100644 gdb/testsuite/gdb.ada/sub_variant/subv.adb
create mode 100644 gdb/testsuite/gdb.cp/step-and-next-inline.cc
create mode 100644 gdb/testsuite/gdb.cp/step-and-next-inline.exp
copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.cp/step-and-next-inline.h} (61%)
copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab-2.c} (63%)
copy gdb/testsuite/{gdb.mi/mi-sym-info-2.c => gdb.dwarf2/break-inline-psymtab.c} (63%)
copy gdb/testsuite/{gdb.ada/access_to_packed_array.exp => gdb.dwarf2/break-inline- [...]
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.c
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt-2.exp
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt.c
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-is-stmt.exp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.c
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.cpp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.exp
create mode 100644 gdb/testsuite/gdb.fortran/mixed-lang-stack.f90
create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.cc
create mode 100644 gdb/testsuite/gdb.linespec/cp-completion-aliases.exp
create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.c
create mode 100644 gdb/testsuite/gdb.server/exit-multiple-threads.exp
rename {gdb => gdbsupport}/selftest.m4 (84%)
create mode 100644 ld/emulparams/static.sh
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.ld
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm.s
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm2.ld
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm3.ld
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm4.ld
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm5.ld
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.d
create mode 100644 ld/testsuite/ld-arm/non-contiguous-arm6.ld
create mode 100644 ld/testsuite/ld-elf/non-contiguous.d
create mode 100644 ld/testsuite/ld-elf/non-contiguous.ld
create mode 100644 ld/testsuite/ld-elf/non-contiguous.s
create mode 100644 ld/testsuite/ld-elf/pr24920.err
create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.d
create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.ld
create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc.s
create mode 100644 ld/testsuite/ld-powerpc/non-contiguous-powerpc64.d
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (0f70fb7 -> 1016b8f)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO
in repository toolchain/ci/base-artifacts.
discards 0f70fb7 0: update: binutils-gcc-glibc-llvm: 1
new 1016b8f 0: update: binutils-gcc-glibc-llvm: 1
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (0f70fb7)
\
N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...]
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omits" are not gone; other references still
refer to them. Any revisions marked "discards" are gone forever.
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
01-reset_artifacts/console.log | 225 +-
02-prepare_abe/console.log | 375 +-
03-build_abe-binutils/console.log | 11395 +-
04-build_abe-stage1/console.log | 19848 ++--
05-build_abe-linux/console.log | 342 +-
06-build_abe-glibc/console.log | 38197 ++++---
07-build_abe-stage2/console.log | 44285 ++++----
08-build_llvm-true/console.log | 12745 +--
10-benchmark--O2_LTO_marm/benchmark-start.log | 2 +-
10-benchmark--O2_LTO_marm/benchmark.log | 20 +-
10-benchmark--O2_LTO_marm/console.log | 136 +-
11-check_regression/console.log | 942 +-
11-check_regression/results-0.csv | 122 +-
11-check_regression/results-1.csv | 125 +-
11-check_regression/results-brief.csv | 38 +-
11-check_regression/results-full.csv | 125 +-
11-check_regression/results.csv | 48 +-
11-check_regression/results.log | 3158 +-
12-update_baseline/console.log | 951 +-
12-update_baseline/results-0.csv | 122 +-
12-update_baseline/results-1.csv | 125 +-
12-update_baseline/results-brief.csv | 38 +-
12-update_baseline/results-full.csv | 125 +-
12-update_baseline/results.csv | 48 +-
12-update_baseline/results.log | 3134 +-
console.log | 129485 +++++++++++------------
jenkins/manifest.sh | 28 +-
results | 18 +-
results_id | 2 +-
29 files changed, 133061 insertions(+), 133143 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0
[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (5ad0ec0b8652 -> b74b991fb8b9)
by git＠git.linaro.org
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig
in repository toolchain/ci/linux.
from 5ad0ec0b8652 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...]
adds af3d0a68698c powerpc/kasan: Fix shadow memory protection with CONFIG_KA [...]
adds 1d0c32ec3b86 KVM: PPC: Fix kernel crash with PR KVM
adds c63c50fc2ec9 Merge tag 'powerpc-5.6-5' of git://git.kernel.org/pub/scm/ [...]
adds 081c54323b27 tools/power turbostat: Support Cometlake
adds d8d005ba6afa tools/power turbostat: Fix gcc build warnings
adds 4bf7132a0ace tools/power turbostat: Support Tiger Lake
adds 23274faf9650 tools/power turbostat: Support Ice Lake server
adds d7814c3098dd tools/power turbostat: Support Jasper Lake
adds f6708400707f tools/power turbostat: Support Elkhart Lake
adds 1f81c5efc020 tools/power turbostat: Fix missing SYS_LPI counter on some [...]
adds fcaa681c03ea tools/power turbostat: Fix 32-bit capabilities warning
adds abdcbdb26526 tools/power turbostat: Print cpuidle information
adds b95fffb9b4af tools/power turbostat: update version
adds 6c1bae744d5a Merge branch 'turbostat' of git://git.kernel.org/pub/scm/l [...]
adds f1d96a8fcbbb io_uring: NULL-deref for IOSQE_{ASYNC,DRAIN}
adds 4022e7af86be io_uring: make sure openat/openat2 honor rlimit nofile
adds 09952e3e7826 io_uring: make sure accept honor rlimit nofile
adds 1ab7ea1f83d1 Merge tag 'io_uring-5.6-20200320' of git://git.kernel.dk/l [...]
adds 9134ae2a2546 nvme-rdma: Avoid double freeing of async event data
adds 98fd5c723730 nvmet-tcp: set MSG_MORE only if we actually have more to send
adds 83166ac82b53 Merge branch 'nvme-5.6-rc6' of git://git.infradead.org/nvm [...]
adds b74b991fb8b9 Merge tag 'block-5.6-20200320' of git://git.kernel.dk/linux-block
No new revisions were added by this update.
Summary of changes:
arch/powerpc/kvm/book3s_pr.c | 1 +
arch/powerpc/kvm/powerpc.c | 2 -
arch/powerpc/mm/kasan/kasan_init_32.c | 9 +--
drivers/nvme/host/rdma.c | 8 +-
drivers/nvme/target/tcp.c | 12 ++-
fs/file.c | 7 +-
fs/io_uring.c | 18 ++++-
include/linux/file.h | 1 +
include/linux/socket.h | 3 +-
net/socket.c | 8 +-
tools/power/x86/turbostat/Makefile | 2 +-
tools/power/x86/turbostat/turbostat.c | 142 +++++++++++++++++++++++++++-------
12 files changed, 161 insertions(+), 52 deletions(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
5 years, 3 months
- 1
- 0