Tcwg-commits February 2020

tcwg-commits@lists.linaro.org

5 participants
12772 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO updated (f85d63a5583 -> 0e1c734fa5b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from f85d63a5583 Fix wrong devirtualization when the final overrider in one [...] adds e11d70cfe7e Make quick-append.test resilient to running in paths with ' [...] adds 72e9e378c54 [Sema] Remove a -Wrange warning from -Wall adds dd50560c38d MSVC Buggy version detection: turn pre-processor error into [...] adds cbd4815dec1 [AArch64] -fpatchable-function-entry=N,0: place patch label [...] adds 674ec1eb166 [libcxxabi] Insert padding in __cxa_exception struct for co [...] adds 2b54b8b994b [Concepts] Instantiate invented template type parameter typ [...] adds c822edc11bf Revert "[Concepts] Instantiate invented template type param [...] adds 1ac1c4b4850 [Concepts] Instantiate invented template type parameter typ [...] adds 4e9209ab592 [RISCV] Scheduler description for the Rocket core adds 94c79ce5740 Revert "[AMDGPU] Invert the handling of skip insertion." adds b905b85eedf [BPF] fix a bug in BPFMISimplifyPatchable pass with -O0 adds 5cca13d43b7 AMDGPU/R600: Emit rodata in text segment adds fa51929f03f R600: Fix failing testcase adds 7ad47b46b55 [clang-tidy] Fixed crash 44745 in readability-else-after-return adds 4ea9a4aba4a Declare __builtin_strlen in StringRef.h as constexpr adds d2a710ea784 Actually, don't try to use __builtin_strlen in StringRef.h [...] adds 165a6367631 [libcxxabi] Fix layout of __cxa_exception for win64 adds db51c41a646 [ELF] Decrease alignment of ThunkSection on 64-bit targets [...] adds 852b37f83b2 [LLD][ELF][ARM][AArch64] Only round up ThunkSection Size wh [...] adds 5f6fec2404c AMDGPU: Fix handling of infinite loops in fragment shaders adds ca6b341bd5d [libcxx] [Windows] Store the lconv struct returned from loc [...] adds 2d9954dd824 Add -Wrange-loop-analysis changes to ReleaseNotes adds 300cbdc59da PR44761: Fix fallback to later tiebreakers if two non-templ [...] adds 7a94fc09d17 PR44721: Don't consider overloaded operators for built-in c [...] adds 8f19f984f29 [Concepts] Add missing CXXThisScope to function template co [...] adds b833e0c5f11 PR44786: Don't assert when profiling <=> expressions. adds 211aa5bf59e [mlir] Mark the MLIR tools for installation in CMake adds 0b8a540dff8 [AArch64][ARM] Always expand ordered vector reductions (PR44600) adds 99c6a4ea920 [ARM] Expand vector reduction intrinsics on soft float adds 8195a96595b [ARM][VecReduce] Force expand vector_reduce_fmin adds b4efc29f1cc Update for Clang 10 release notes in order to have referenc [...] adds 4c96b369a07 [X86] -fpatchable-function-entry=N,0: place patch label aft [...] adds fd271fd64a2 Don't warn about missing declarations for partial template [...] adds 5288d7af5bc [OpenMP][OMPT] fix reduction test for 32-bit x86 adds 424babb89ad [LLD] Add release notes for MinGW for the 10.x branch adds 0f99f678feb [docs] Add LLVM/LLDB release notes for the 10.x branch for [...] adds 7e518f3159b [clang] Add release notes for the 10.x branch for things I've done adds d5361190993 [libcxx] Add release notes for the 10.x branch for things I [...] adds c32d809e9ca [TSan] Ensure we can compile the runtime with older SDKs adds d0104a59619 Make llvm::crc32() work also for input sizes larger than 32 bits. adds cbec01fe058 [clangd] Add workaround for GCC5 host compilers. NFC. adds 22633f85bb7 [LLDB] Fix compilation with GCC 5 adds 02420968fcc Fix x86 32bits MLIR build (NFC) adds c0c5ab30179 [LV] Fix predication for branches with matching true and fa [...] adds 96ed02ddeeb [Concepts] Fix incorrect check when instantiating abbreviat [...] adds ed368ba5a96 StringRef.h: __builtin_strlen seems to exist in VS 2017 MSV [...] adds 7996b49053f Revert "[ARM] Improve codegen of volatile load/store of i64" adds 9db3e5d5156 [InstCombine] Fix infinite loop in min/max load/store bitca [...] adds d65ef4321e6 [InstCombine] Add test for -expensive-combines option; NFC adds d9b836dc6f7 [InstCombine] Support disabling expensive combines in opt adds fc12083cbc5 [InstCombine] Fix infinite min/max canonicalization loop (PR44541) adds 4ea0b397582 PowerPC release notes adds a124bebdd5f [ARM] Fix non-determenistic behaviour adds e2c0c70101a [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds 720870ee60a [analyzer] Fix a couple of bugs in HTML report generation. adds 3f4ba96a59a [BPF] disable ReduceLoadWidth during SelectionDag phase adds 8b8a4834a4b [X86] Use MVT::i8 instead of MVT::i64 for shift amount in B [...] adds 84cda4cceab [clang-tidy] Fix false positive for cppcoreguidelines-init- [...] adds b73942dbc14 AMDGPU/EG,CM: Implement fsqrt using recip(rsqrt(x)) instead [...] adds b8fead783fa [AArch64] Add option to enable/disable load-store renaming. adds 793d643f6d6 [Clang] Remove unused #pragma clang __debug handle_crash adds 64515b35844 [analyzer] Add 10.0.0 release notes. adds 4759c6ef8b4 [Support] When using SEH, create a impl instance for CrashR [...] adds 0e1c734fa5b Re-land "[Clang][Driver] Remove -M group options ..." and " [...] No new revisions were added by this update. Summary of changes: .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../readability/ElseAfterReturnCheck.cpp | 4 + clang-tools-extra/clangd/Hover.cpp | 8 +- .../checkers/cppcoreguidelines-init-variables.cpp | 6 + .../checkers/readability-else-after-return.cpp | 13 + clang/docs/ReleaseNotes.rst | 51 +- clang/include/clang/Basic/DiagnosticGroups.td | 8 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +- clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Lex/PreprocessorOptions.h | 3 + clang/lib/AST/StmtProfile.cpp | 4 +- clang/lib/Driver/Compilation.cpp | 13 +- clang/lib/Driver/ToolChains/Clang.cpp | 5 + clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Lex/Pragma.cpp | 33 +- clang/lib/Sema/SemaConcept.cpp | 7 + clang/lib/Sema/SemaDecl.cpp | 1 + clang/lib/Sema/SemaDeclCXX.cpp | 29 +- clang/lib/Sema/SemaOverload.cpp | 14 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 129 ++ clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 88 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 11 +- clang/test/Analysis/html_diagnostics/td-hotfix.c | 31 + .../html_diagnostics/variable-popups-macro.c | 28 + .../html_diagnostics/variable-popups-multiple.c | 29 + .../html_diagnostics/variable-popups-simple.c | 23 + .../class.compare/class.compare.default/p3.cpp | 12 + .../CXX/over/over.match/over.match.best/p2.cpp | 16 + ...{crash-report.c => crash-report-with-asserts.c} | 35 +- clang/test/Driver/crash-report.c | 25 +- clang/test/Misc/warning-wall.c | 5 +- clang/test/SemaCXX/cxx2a-three-way-comparison.cpp | 9 + .../SemaCXX/warn-missing-variable-declarations.cpp | 2 + clang/test/SemaCXX/warn-range-loop-analysis.cpp | 2 +- .../instantiate-abbreviated-template.cpp | 33 + .../SemaTemplate/instantiate-requires-clause.cpp | 11 +- clang/tools/clang-shlib/CMakeLists.txt | 17 +- compiler-rt/lib/tsan/rtl/tsan_interceptors_mac.cpp | 9 +- libcxx/docs/ReleaseNotes.rst | 5 + libcxx/include/support/win32/locale_win32.h | 73 +- libcxx/src/support/win32/locale_win32.cpp | 8 +- libcxxabi/src/cxa_exception.h | 53 +- lld/ELF/Relocations.cpp | 31 + lld/ELF/SyntheticSections.cpp | 11 +- lld/ELF/SyntheticSections.h | 4 + lld/docs/ReleaseNotes.rst | 28 +- lld/test/ELF/aarch64-call26-thunk.s | 10 +- .../ELF/aarch64-cortex-a53-843419-thunk-align.s | 74 + lld/test/ELF/aarch64-cortex-a53-843419-thunk.s | 13 +- lld/test/ELF/aarch64-jump26-thunk.s | 10 +- lld/test/ELF/aarch64-thunk-pi.s | 12 +- lld/test/ELF/aarch64-thunk-script.s | 18 +- lld/test/ELF/arm-fix-cortex-a8-thunk-align.s | 41 + lld/test/ELF/arm-fix-cortex-a8-thunk.s | 18 +- lld/test/ELF/ppc64-dtprel.s | 8 +- lld/test/ELF/ppc64-ifunc.s | 22 +- lld/test/ELF/ppc64-long-branch.s | 4 +- lld/test/ELF/ppc64-tls-gd.s | 18 +- lld/test/ELF/ppc64-toc-restore.s | 4 +- lldb/source/DataFormatters/FormatCache.cpp | 4 + lldb/source/DataFormatters/LanguageCategory.cpp | 4 + lldb/source/Interpreter/CommandAlias.cpp | 3 +- lldb/source/Interpreter/Options.cpp | 4 +- llvm/cmake/modules/CheckCompilerVersion.cmake | 14 + llvm/docs/ReleaseNotes.rst | 33 +- llvm/include/llvm/ADT/StringRef.h | 3 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 3 +- llvm/include/llvm/Support/CrashRecoveryContext.h | 4 - llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 8 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 4 +- llvm/lib/CodeGen/TypePromotion.cpp | 12 +- llvm/lib/Support/CRC.cpp | 10 +- llvm/lib/Support/CrashRecoveryContext.cpp | 68 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 20 + .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 7 + .../Target/AArch64/AArch64TargetTransformInfo.h | 16 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 3 - llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 - .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 79 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 - llvm/lib/Target/AMDGPU/CaymanInstructions.td | 4 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 3 +- llvm/lib/Target/AMDGPU/R600Instructions.td | 7 +- llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 5 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 158 -- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 - llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 49 - llvm/lib/Target/ARM/ARMISelLowering.cpp | 57 +- llvm/lib/Target/ARM/ARMISelLowering.h | 8 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 27 - llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 21 +- llvm/lib/Target/BPF/BPFISelLowering.h | 13 + llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 7 +- llvm/lib/Target/RISCV/RISCV.td | 9 + llvm/lib/Target/RISCV/RISCVInstrFormats.td | 3 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 109 +- llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 64 +- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 156 +- llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 69 +- llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 72 +- llvm/lib/Target/RISCV/RISCVInstrInfoM.td | 39 +- llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 213 ++ llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 214 ++ llvm/lib/Target/RISCV/RISCVSchedule.td | 138 ++ llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- llvm/lib/Target/X86/X86MCInstLower.cpp | 19 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 + .../Transforms/InstCombine/InstCombineSelect.cpp | 6 + .../InstCombine/InstructionCombining.cpp | 3 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 2 +- llvm/test/CodeGen/AArch64/arm64-abi-varargs.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-variadic-aapcs.ll | 2 +- .../CodeGen/AArch64/machine-outliner-remarks.ll | 6 +- llvm/test/CodeGen/AArch64/machine-outliner.ll | 4 +- .../AArch64/patchable-function-entry-bti.ll | 49 +- .../AArch64/stp-opt-with-renaming-debug.mir | 2 +- .../stp-opt-with-renaming-reserved-regs.mir | 8 +- .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 8 +- .../AArch64/vecreduce-fadd-legalization-strict.ll | 128 ++ ...ation.ll => vecreduce-fmax-legalization-nan.ll} | 49 +- .../CodeGen/AArch64/vecreduce-fmax-legalization.ll | 2 +- .../AArch64/vecreduce-fmul-legalization-strict.ll | 114 + .../AMDGPU/GlobalISel/divergent-control-flow.ll | 11 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 312 ++- .../AMDGPU/atomic_optimizations_pixelshader.ll | 2 +- llvm/test/CodeGen/AMDGPU/branch-condition-and.ll | 5 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 9 +- llvm/test/CodeGen/AMDGPU/call-skip.ll | 9 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 49 +- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 15 +- llvm/test/CodeGen/AMDGPU/convergent-inlineasm.ll | 8 +- llvm/test/CodeGen/AMDGPU/cse-phi-incoming-val.ll | 2 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 11 +- llvm/test/CodeGen/AMDGPU/else.ll | 3 +- llvm/test/CodeGen/AMDGPU/fsqrt.ll | 38 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 6 + llvm/test/CodeGen/AMDGPU/hoist-cond.ll | 2 +- .../test/CodeGen/AMDGPU/insert-skips-flat-vmem.mir | 2 +- llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-ignored-insts.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-kill-uncond.mir | 2 +- llvm/test/CodeGen/AMDGPU/kill-infinite-loop.ll | 68 + .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 6 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 3 +- .../CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- llvm/test/CodeGen/AMDGPU/ret_jump.ll | 23 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll | 2 + .../si-lower-control-flow-unreachable-block.ll | 10 +- llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir | 2 +- .../CodeGen/AMDGPU/skip-branch-taildup-ret.mir | 2 +- llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll | 7 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 13 +- llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll | 2 +- .../stack-pointer-offset-relative-frameindex.ll | 3 +- .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 5 +- llvm/test/CodeGen/AMDGPU/uniform-cfg.ll | 2 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 2 + llvm/test/CodeGen/AMDGPU/valu-i1.ll | 42 +- llvm/test/CodeGen/AMDGPU/wave32.ll | 16 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 5 +- llvm/test/CodeGen/ARM/i64_volatile_load_store.ll | 180 -- .../ARM/vecreduce-fadd-legalization-soft-float.ll | 63 + .../ARM/vecreduce-fadd-legalization-strict.ll | 166 ++ .../ARM/vecreduce-fmul-legalization-strict.ll | 166 ++ llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll | 156 ++ llvm/test/CodeGen/BPF/optnone-1.ll | 52 + llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll | 2264 ++++++++++++++++++++ .../CodeGen/X86/patchable-function-entry-ibt.ll | 68 +- llvm/test/CodeGen/X86/pr44812.ll | 24 + .../Transforms/InstCombine/expensive-combines.ll | 28 + llvm/test/Transforms/InstCombine/pr44541.ll | 25 + llvm/test/Transforms/InstCombine/pr44835.ll | 29 + .../LoopVectorize/pr44488-predication.ll | 79 + llvm/test/tools/llvm-ar/quick-append.test | 18 +- llvm/unittests/Support/CRCTest.cpp | 20 + mlir/lib/Transforms/DialectConversion.cpp | 2 +- mlir/tools/mlir-cpu-runner/CMakeLists.txt | 2 +- mlir/tools/mlir-cuda-runner/CMakeLists.txt | 2 +- mlir/tools/mlir-translate/CMakeLists.txt | 2 +- .../ompt/synchronization/reduction/tree_reduce.c | 10 +- 184 files changed, 6211 insertions(+), 1257 deletions(-) create mode 100644 clang/test/Analysis/html_diagnostics/td-hotfix.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-macro.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-multiple.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-simple.c create mode 100644 clang/test/CXX/over/over.match/over.match.best/p2.cpp copy clang/test/Driver/{crash-report.c => crash-report-with-asserts.c} (61%) create mode 100644 clang/test/SemaTemplate/instantiate-abbreviated-template.cpp create mode 100644 lld/test/ELF/aarch64-cortex-a53-843419-thunk-align.s create mode 100644 lld/test/ELF/arm-fix-cortex-a8-thunk-align.s delete mode 100644 llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket32.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket64.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedule.td create mode 100644 llvm/test/CodeGen/AArch64/vecreduce-fadd-legalization-strict.ll copy llvm/test/CodeGen/AArch64/{vecreduce-fmax-legalization.ll => vecreduce-fmax-l [...] create mode 100644 llvm/test/CodeGen/AArch64/vecreduce-fmul-legalization-strict.ll create mode 100644 llvm/test/CodeGen/AMDGPU/kill-infinite-loop.ll delete mode 100644 llvm/test/CodeGen/ARM/i64_volatile_load_store.ll create mode 100644 llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-soft-float.ll create mode 100644 llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-strict.ll create mode 100644 llvm/test/CodeGen/ARM/vecreduce-fmul-legalization-strict.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll create mode 100644 llvm/test/CodeGen/BPF/optnone-1.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll create mode 100644 llvm/test/CodeGen/X86/pr44812.ll create mode 100644 llvm/test/Transforms/InstCombine/expensive-combines.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44541.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44835.ll create mode 100644 llvm/test/Transforms/LoopVectorize/pr44488-predication.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO updated (994e529a37 -> 43598ef6e2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/glibc. from 994e529a37 Remove incorrect alloc_size attribute from pvalloc [BZ #25401] adds 43598ef6e2 hppa: Align __clone stack argument to 8 bytes (Bug 25066) No new revisions were added by this update. Summary of changes: NEWS | 1 + sysdeps/unix/sysv/linux/hppa/clone.S | 9 +++++++-- 2 files changed, 8 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO updated (40f23be6e93 -> f1ee6f0fe44)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 40f23be6e93 Daily bump. adds 2210e437a3e Daily bump. adds 5c80a1bd426 Fortran] PR93309 – permit repeated 'implicit none(external)' adds e5446f2201d [Fortran] Disable front-end optimization for OpenACC atomic [...] adds 41ef25ed059 [OpenMP] Add missing parameters to omp_lib documentation (P [...] adds e0cd0469a2c Daily bump. adds 533d051f6d1 Daily bump. adds 763cec3a131 Daily bump. adds 13f225a4f23 Daily bump. adds 850c38f5f41 x86-64: Pass aggregates with only float/double in GPRs for MS_ABI adds 3f764f459a9 Daily bump. adds 060c5df73b2 Daily bump. adds f1ee6f0fe44 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 11 +++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386.c | 9 ++++-- gcc/fortran/ChangeLog | 31 ++++++++++++++++++- gcc/fortran/frontend-passes.c | 1 + gcc/fortran/interface.c | 7 ++++- gcc/fortran/intrinsic.texi | 21 +++++++++++++ gcc/fortran/symbol.c | 3 -- gcc/testsuite/ChangeLog | 27 ++++++++++++++++ gcc/testsuite/gcc.target/i386/pr85667-10.c | 21 +++++++++++++ gcc/testsuite/gcc.target/i386/pr85667-7.c | 36 ++++++++++++++++++++++ gcc/testsuite/gcc.target/i386/pr85667-8.c | 21 +++++++++++++ gcc/testsuite/gcc.target/i386/pr85667-9.c | 36 ++++++++++++++++++++++ .../gfortran.dg/external_implicit_none_2.f90 | 28 +++++++++++++++++ gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 | 17 ++++++++++ 15 files changed, 262 insertions(+), 9 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-10.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-8.c create mode 100644 gcc/testsuite/gcc.target/i386/pr85667-9.c create mode 100644 gcc/testsuite/gfortran.dg/external_implicit_none_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO updated (6e6d70f -> 8abb6ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards 6e6d70f 0: update: binutils-gcc-glibc-llvm: 1 new 8abb6ea 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6e6d70f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-prepare_abe/console.log | 406 +- 03-build_abe-binutils/console.log | 11221 +- 04-build_abe-stage1/console.log | 17342 ++- 05-build_abe-linux/console.log | 278 +- 06-build_abe-glibc/console.log | 33189 +++--- 07-build_abe-stage2/console.log | 42438 ++++---- 08-build_llvm-true/console.log | 12572 +-- 10-benchmark--Oz_LTO_mthumb/benchmark-start.log | 2 +- 10-benchmark--Oz_LTO_mthumb/benchmark.log | 83 +- 10-benchmark--Oz_LTO_mthumb/console.log | 193 +- 11-check_regression/console.log | 840 +- 11-check_regression/results-0.csv | 136 +- 11-check_regression/results-1.csv | 135 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-full.csv | 145 +- 11-check_regression/results.csv | 44 +- 11-check_regression/results.log | 3226 +- 12-update_baseline/console.log | 848 +- 12-update_baseline/results-0.csv | 136 +- 12-update_baseline/results-1.csv | 135 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-full.csv | 145 +- 12-update_baseline/results.csv | 44 +- 12-update_baseline/results.log | 3100 +- console.log | 119631 +++++++++++---------- jenkins/manifest.sh | 20 +- results_id | 2 +- 28 files changed, 123229 insertions(+), 123288 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (273f638384d -> 2463b8c97dc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/llvm-project. from 273f638384d [LLDB] [doc] Document NetBSD status and sort OSs alphabetically adds 9d223a0106d [lldb] [doc] Status: Linux: Update the paragraph adds 29621b25346 [X86] Rename matchShuffleAsRotate - matchShuffleAsByteRotat [...] adds 22780731255 [X86][SSE] Add more tests showing failure to lower shuffles [...] adds 0ae119f8356 [X86][XOP] Add XOP target to vXi16/vXi8 shuffle tests adds 4b23a2e8e97 libclc: Move rsqrt implementation to a .cl file adds 85e2fa44c64 libclc/r600: Use target specific builtins to implement rsqr [...] adds dbcc1392b38 [X86] Remove isel patterns that include a vselect/X86select [...] adds dd262222b40 [X86] Use MVT::i32 for the type of a MOV32r0 created in X86 [...] adds e82e17d4d4c [X86] Add lowerShuffleAsBitRotate (PR44379) adds e1cbfecdb86 [X86] Add flag result VT to a MOV32r0 created in X86DAGToDA [...] adds 656d66f5fc5 [X86] Use custom isel for (X86sbb_flag 0, 0) so we can use [...] adds 29e646fe655 [X86] combineConcatVectorOps - combine VROTLI/VROTRI ops adds 6e1770821fb AMDGPU: Fix SI_IF lowering when the save exec reg has termi [...] adds 00115d767f3 AMDGPU: Remove dead kill handling adds f4a38c114e1 AMDGPU/GlobalISel: Look through casts when legalizing vecto [...] adds 2126c70e3a6 AMDGPU/GlobalISel: Don't mis-select vector index on a constant adds 6135f5eda48 GlobalISel: Fix narrowing of G_CTLZ/G_CTTZ adds c437f6c6873 AMDGPU/GlobalISel: Split 64-bit G_CTPOP in RegBankSelect adds 312a9d1b834 GlobalISel: Fix narrowScalar for G_{CTLZ|CTTZ}_ZERO_UNDEF adds 512c03bac44 [DebugInfo] Add a DWARFDataExtractor constructor that takes [...] adds 64f417200e1 [RISCV] Fix incorrect FP base CFI offset for variable argum [...] adds 05d44204fa1 [X86] Use MOVZX instead of MOVSX in f16_to_fp isel patterns. adds f24c43c0c50 [X86] Autogenerate complete checks. NFC adds a0678913898 [clang][codegen] Fix another lifetime emission on alloca on [...] adds ab3da5dd66c Fix `-Wparentheses` warning. NFC. adds 06ba969c9dc [X86] Make (insert_vector_elt (v8i16 zerovec), i16 %x, 0) g [...] adds d0749cc709d [Attributor][NFC] Use existing constant instead of magic one adds 103364b4b23 [Attributor][Tests][NFC] Add more range tests adds d0a6b32b4fa [X86] Autogenerate complete checks. NFC adds 028db8c490b [Attributor][FIX] Call right base method in AAValueConstant [...] adds ffdbd2a06ca [Attributor] Look through (some) casts in AAValueConstantRa [...] adds 7e7e6594b34 [Attributor] Allow SelectInst in AAValueConstantRangeFloating adds 63adbb9a0ed [Attributor][FIX] Remove FIXME that seems outdated adds 8155439331a [Attributor] Allow PHI nodes in AAValueConstantRangeFloating adds 21c9d9ad43f [GlobalISel][CallLowering] Tighten constantexpr check for callee. adds d180899cb71 [llvm-dwarfdump][Stats] Fix the License header adds 1c0ebcca6ed [Attributor][Tests] Run the CGSCC versions on the range.ll test adds 87ddf1f4fad [Attributor] Simple casts preserve no-alias property adds d2e434a4610 [Attributor][FIX] Make check lines explicit adds 8756869170e [AMDGPU] Add a16 feature to gfx10 adds ea2af727a5c [lldb] Refactored TestCallOverriddenMethod.py to general vi [...] adds d2e0fee77bc [lldb] [doc] Change sample commands prefix from > to $ adds 68908993ebd [CSInfo] Use isCandidateForCallSiteEntry() when updating th [...] adds a5040d5ec97 [SytemZ] Disable vector ABI when using option -march=arch[8|9|10] adds 6115bd9ba28 [LLDB] Fix GCC warnings about extra semicolons. NFC. adds 1a39f1b966a [lldb] Fix+re-enable Assert StackFrame Recognizer on Linux adds c49b9e0d328 [Doc] Proposal for vector predication adds 3a4dc577c97 [CSInfo] Fix the assertions regarding updating the CSInfo adds 76f888d0a53 Fix handling of destructor names that name typedefs. adds a248fa90a75 [MLIR][Affine] NFC: Move AffineValueMap and MutableAffineMap adds da52b9c118e [DSE] Add tests for MemorySSA based DSE. adds 5e1d7bb6798 [AArch64][SVE] Add SVE2 intrinsics for widening DSP operations adds 9f6d8de28ab [clangd] Support renaming designated initializers adds e299a081495 [AArch64][SVE] SVE2 intrinsics for character match & histog [...] adds 0ed233c8513 [lldb][NFC] Don't construct a ConstString twice in LibCxxVariant adds 97212121c50 [lldb][NFC] Fix code style of LibcxxVariantIndexValidity adds 1a779550aa1 [lldb][NFC] Don't call call formatv for no reason in LibCxx [...] adds d0c4d4fe092 [DSE] Add first version of MemorySSA-backed DSE (Bottom up walk). adds 2a3ef377ec0 [lldb][NFC] Don't hide a bool in LibCxxOptional's OptionalF [...] adds 39eade73a56 Revert rGe82e17d4d4cac8b2df00094e80d5e1cb22795664 - [X86] A [...] adds 92a78750929 [AArch64][SVE] SVE2 intrinsics for complex integer arithmetic adds 02266e64bb6 [DSE,MSSA] Move more passing test cases from todo to simple.ll. adds 1ac44d9fd1d [libc++] Protect <span> against min/max macro adds 3dc47979bb9 [gn build] make 'clang' target depend on libcxx/include on mac adds bb504542954 [OpenMP] Fix unused variable adds f2af4f8a45d [libc++][span] Add failing tests for span::first and span::last adds a50c0b0df73 Fix compiler warning when compiling without asserts [NFC] adds 0378afc4b9c [llvm-readobj] - Change the error to warning when a section [...] adds ea9850b6c71 Fix an unused variable warning adds 34946dfd795 [SystemZ] Add implementation for the intrinsic llvm.read_register adds 1dc62d0358c [DebugInfo][test] Replace pre-canned binary test adds 5a1778057f7 [mlir] use unpacked memref descriptors at function boundaries adds 7cddd15e561 [SelectionDAG] Optimize build_vector of truncates and shifts adds fcea7fbdba1 CWG2445: For function template partial ordering, take rever [...] adds a67db83681f [AArch64] Make Read Write System Registers Read Only adds 1c2241a7936 Remove redundant "std::move"s in return statements adds cd37f0ad648 [NFC] Fix line endings adds b1c7bfe6da2 [DebugInfo] Reject line tables of version > 5 adds 5ad62d3b7f7 [compiler-rt] Some clean up / refactoring in sanitizer_symb [...] adds c55cf4afa91 Revert "Remove redundant "std::move"s in return statements" adds fddacd00fc3 [DebugInfo][test] Fix(?) build bots due to incorrect type usage adds 74f03e4ff0c [DSE,MSSA] Adjust mda-with-dbg-values.ll to MSSA backed DSE. adds 5731b6672de Revert "[OpenMP] Fix unused variable" adds f5086b3803a [analyzer] StdLibraryFunctionsChecker refactor: remove macros adds 0151ddc2e83 Create a clang-tidy check to warn when -dealloc is implemen [...] adds 4b1df7356a1 [gn build] Port 0151ddc2e83 adds 06617c45220 [X86] Add lowerShuffleAsBitRotate (PR44379) new eea9040f421 [DebugInfo][test] Fix host endian test issue new ed3527c6489 [AMDGPU] Split R600 and GCN subregs new 1555d7f7290 [mlir] subview op lowering for target memrefs with const offset new 14798b44658 unwind: rename `__personality_routine` to `_Unwind_Personality_Fn` new 3606f792f42 [mlir] Delete unused header new 982944525c7 Revert "[InstCombine][DebugInfo] Fold constants wrapped in [...] new 2463b8c97dc [X86] combineConcatVectorOps - combine VSHLI/VSRAI/VSRLI ops The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clang-tidy/objc/CMakeLists.txt | 1 + .../clang-tidy/objc/DeallocInCategoryCheck.cpp | 46 + .../clang-tidy/objc/DeallocInCategoryCheck.h | 36 + .../clang-tidy/objc/ObjCTidyModule.cpp | 3 + clang-tools-extra/clangd/FindTarget.cpp | 11 + .../clangd/unittests/FindTargetTests.cpp | 36 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 29 + clang-tools-extra/docs/ReleaseNotes.rst | 13 +- clang-tools-extra/docs/clang-tidy/checks/list.rst | 1 + .../clang-tidy/checks/objc-dealloc-in-category.rst | 13 + .../clang-tidy/checkers/objc-dealloc-in-category.m | 47 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 +- clang/include/clang/Sema/Overload.h | 2 + clang/include/clang/Sema/Sema.h | 13 +- clang/lib/CodeGen/CGCall.cpp | 8 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 136 - clang/lib/CodeGen/CodeGenFunction.h | 5 +- clang/lib/Sema/SemaDeclCXX.cpp | 4 +- clang/lib/Sema/SemaExprCXX.cpp | 10 +- clang/lib/Sema/SemaLookup.cpp | 9 +- clang/lib/Sema/SemaOverload.cpp | 25 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 24 +- .../Checkers/StdLibraryFunctionsChecker.cpp | 941 +++---- clang/test/CodeGen/target-data.c | 12 + clang/test/CodeGenCXX/amdgcn-call-with-aggarg.cpp | 19 + clang/test/OpenMP/critical_codegen.cpp | 86 +- clang/test/OpenMP/master_codegen.cpp | 57 +- clang/test/SemaCXX/destructor.cpp | 22 +- clang/test/SemaTemplate/operator-template.cpp | 11 +- .../sanitizer_symbolizer_libcdep.cpp | 93 +- libclc/generic/include/clc/math/rsqrt.h | 8 +- libclc/generic/lib/SOURCES | 1 + libclc/generic/lib/math/rsqrt.cl | 23 + libclc/r600/lib/SOURCES | 2 + libclc/r600/lib/math/native_rsqrt.cl | 10 + libclc/r600/lib/math/rsqrt.cl | 23 + libcxx/include/span | 2 +- libcxx/test/libcxx/min_max_macros.sh.cpp | 2 + .../std/containers/views/span.sub/first.fail.cpp | 40 + .../std/containers/views/span.sub/first.pass.cpp | 2 +- .../std/containers/views/span.sub/last.fail.cpp | 40 + .../std/containers/views/span.sub/last.pass.cpp | 2 +- libunwind/include/unwind.h | 21 +- libunwind/src/Unwind-EHABI.cpp | 8 +- libunwind/src/Unwind-seh.cpp | 6 +- libunwind/src/Unwind-sjlj.c | 4 +- libunwind/src/UnwindLevel1-gcc-ext.c | 2 +- libunwind/src/UnwindLevel1.c | 12 +- lldb/docs/resources/test.rst | 26 +- lldb/docs/status/status.rst | 8 +- lldb/include/lldb/Target/StackFrameRecognizer.h | 7 +- .../test/lang/cpp/overriden-methods/Makefile | 3 - .../overriden-methods/TestCallOverriddenMethod.py | 82 - .../test/lang/cpp/overriden-methods/main.cpp | 18 - .../cpp/virtual-functions}/Makefile | 0 .../virtual-functions/TestCppVirtualFunctions.py | 31 + .../test/lang/cpp/virtual-functions/main.cpp | 55 + lldb/source/Commands/CommandObjectFrame.cpp | 9 +- .../source/Plugins/ABI/AArch64/ABIMacOSX_arm64.cpp | 2 +- lldb/source/Plugins/ABI/AArch64/ABISysV_arm64.cpp | 2 +- lldb/source/Plugins/ABI/ARC/ABISysV_arc.cpp | 2 +- lldb/source/Plugins/ABI/ARM/ABIMacOSX_arm.cpp | 2 +- lldb/source/Plugins/ABI/ARM/ABISysV_arm.cpp | 2 +- .../source/Plugins/ABI/Hexagon/ABISysV_hexagon.cpp | 2 +- lldb/source/Plugins/ABI/Mips/ABISysV_mips.cpp | 2 +- lldb/source/Plugins/ABI/Mips/ABISysV_mips64.cpp | 2 +- lldb/source/Plugins/ABI/PowerPC/ABISysV_ppc.cpp | 2 +- lldb/source/Plugins/ABI/PowerPC/ABISysV_ppc64.cpp | 2 +- lldb/source/Plugins/ABI/SystemZ/ABISysV_s390x.cpp | 2 +- lldb/source/Plugins/ABI/X86/ABIMacOSX_i386.cpp | 2 +- lldb/source/Plugins/ABI/X86/ABISysV_i386.cpp | 2 +- lldb/source/Plugins/ABI/X86/ABISysV_x86_64.cpp | 2 +- lldb/source/Plugins/ABI/X86/ABIWindows_x86_64.cpp | 2 +- .../Plugins/Architecture/Arm/ArchitectureArm.cpp | 2 +- .../Plugins/Architecture/Mips/ArchitectureMips.cpp | 2 +- .../Architecture/PPC64/ArchitecturePPC64.cpp | 2 +- .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 2 +- .../Darwin-Kernel/DynamicLoaderDarwinKernel.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 2 +- .../POSIX-DYLD/DynamicLoaderPOSIXDYLD.cpp | 2 +- .../DynamicLoader/Static/DynamicLoaderStatic.cpp | 2 +- .../Windows-DYLD/DynamicLoaderWindowsDYLD.cpp | 2 +- .../Instruction/ARM/EmulateInstructionARM.cpp | 2 +- .../Instruction/ARM64/EmulateInstructionARM64.cpp | 2 +- .../Instruction/MIPS/EmulateInstructionMIPS.cpp | 2 +- .../MIPS64/EmulateInstructionMIPS64.cpp | 2 +- .../Instruction/PPC64/EmulateInstructionPPC64.cpp | 2 +- .../ASan/InstrumentationRuntimeASan.cpp | 2 +- .../InstrumentationRuntimeMainThreadChecker.cpp | 2 +- .../TSan/InstrumentationRuntimeTSan.cpp | 2 +- .../UBSan/InstrumentationRuntimeUBSan.cpp | 2 +- lldb/source/Plugins/JITLoader/GDB/JITLoaderGDB.cpp | 2 +- .../Language/CPlusPlus/CPlusPlusLanguage.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxOptional.cpp | 11 +- .../Plugins/Language/CPlusPlus/LibCxxVariant.cpp | 24 +- lldb/source/Plugins/Language/ObjC/ObjCLanguage.cpp | 2 +- .../Language/ObjCPlusPlus/ObjCPlusPlusLanguage.cpp | 2 +- .../ItaniumABI/ItaniumABILanguageRuntime.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 3 +- .../RenderScriptRuntime/RenderScriptRuntime.cpp | 2 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 2 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 2 +- .../ObjectContainerUniversalMachO.cpp | 2 +- .../ObjectFile/Breakpad/ObjectFileBreakpad.cpp | 2 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 2 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 2 +- .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 2 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 2 +- .../Python/OperatingSystemPython.cpp | 2 +- .../Plugins/Platform/Android/PlatformAndroid.cpp | 2 +- .../Plugins/Platform/FreeBSD/PlatformFreeBSD.cpp | 2 +- .../Plugins/Platform/Linux/PlatformLinux.cpp | 2 +- .../Plugins/Platform/MacOSX/PlatformMacOSX.cpp | 2 +- .../Plugins/Platform/MacOSX/PlatformRemoteiOS.cpp | 2 +- .../Plugins/Platform/NetBSD/PlatformNetBSD.cpp | 2 +- .../Plugins/Platform/OpenBSD/PlatformOpenBSD.cpp | 2 +- .../Plugins/Platform/Windows/PlatformWindows.cpp | 2 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 2 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.cpp | 2 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.cpp | 2 +- .../Process/Windows/Common/ProcessWindows.cpp | 2 +- .../Plugins/Process/elf-core/ProcessElfCore.cpp | 2 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 2 +- .../Plugins/Process/mach-core/ProcessMachCore.cpp | 2 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 2 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 2 +- .../None/ScriptInterpreterNone.cpp | 2 +- .../Python/ScriptInterpreterPython.cpp | 2 +- .../DarwinLog/StructuredDataDarwinLog.cpp | 2 +- .../SymbolFile/Breakpad/SymbolFileBreakpad.cpp | 2 +- .../SymbolFile/DWARF/DWARFDataExtractor.cpp | 3 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 4 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 2 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 2 +- .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 2 +- .../Plugins/SymbolFile/Symtab/SymbolFileSymtab.cpp | 2 +- .../Plugins/SymbolVendor/ELF/SymbolVendorELF.cpp | 2 +- .../SymbolVendor/MacOSX/SymbolVendorMacOSX.cpp | 2 +- .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 2 +- .../SystemRuntime/MacOSX/SystemRuntimeMacOSX.cpp | 2 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 2 +- .../InstEmulation/UnwindAssemblyInstEmulation.cpp | 2 +- .../UnwindAssembly/x86/UnwindAssembly-x86.cpp | 2 +- lldb/source/Target/AssertFrameRecognizer.cpp | 71 +- lldb/source/Target/StackFrameRecognizer.cpp | 45 +- lldb/test/Shell/Recognizer/assert.test | 2 +- lldb/unittests/Target/StackFrameRecognizerTest.cpp | 1 + llvm/docs/GettingInvolved.rst | 6 +- llvm/docs/Proposals/VectorPredication.rst | 88 + .../llvm/DebugInfo/DWARF/DWARFDataExtractor.h | 5 + llvm/include/llvm/Frontend/OpenMP/OMPConstants.h | 4 - llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 114 - llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 24 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 74 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 2 +- llvm/lib/CodeGen/BranchFolding.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 48 +- llvm/lib/CodeGen/IfConversion.cpp | 8 +- llvm/lib/CodeGen/InlineSpiller.cpp | 3 +- llvm/lib/CodeGen/LiveRangeEdit.cpp | 3 +- llvm/lib/CodeGen/MachineFunction.cpp | 17 +- llvm/lib/CodeGen/MachineLICM.cpp | 5 + llvm/lib/CodeGen/MachineOutliner.cpp | 2 +- llvm/lib/CodeGen/PeepholeOptimizer.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 82 + llvm/lib/CodeGen/TargetInstrInfo.cpp | 2 +- llvm/lib/CodeGen/UnreachableBlockElim.cpp | 2 +- llvm/lib/CodeGen/XRayInstrumentation.cpp | 2 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 2 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 2 +- llvm/lib/Frontend/OpenMP/OMPConstants.cpp | 9 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 253 +- .../AArch64/AArch64CleanupLocalDynamicTLSPass.cpp | 4 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 8 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 70 +- llvm/lib/Target/AArch64/AArch64SystemOperands.td | 8 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 64 +- llvm/lib/Target/AMDGPU/AMDGPU.td | 14 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 1 - llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 1 - llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 3 - .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 6 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 24 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 41 +- llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 55 - llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.h | 4 - llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 5 + .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 18 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 5 + .../Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h | 2 + llvm/lib/Target/AMDGPU/MIMGInstructions.td | 32 +- .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 4 +- llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp | 8 +- llvm/lib/Target/AMDGPU/R600InstrInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 12 + llvm/lib/Target/AMDGPU/R600RegisterInfo.h | 4 + llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/SIInstrFormats.td | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 38 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 1 + llvm/lib/Target/AMDGPU/SIInstructions.td | 11 - llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 3 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 26 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 67 + llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 4 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 6 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 1 + llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 2 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 9 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 2 + llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 4 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 13 + llvm/lib/Target/SystemZ/SystemZISelLowering.h | 3 + llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp | 3 +- llvm/lib/Target/X86/X86ExpandPseudo.cpp | 5 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 67 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 160 +- llvm/lib/Target/X86/X86InstrAVX512.td | 659 +++-- llvm/lib/Target/X86/X86InstrCompiler.td | 16 - llvm/lib/Target/X86/X86InstrSSE.td | 2 +- .../lib/Target/X86/X86SpeculativeLoadHardening.cpp | 5 + llvm/lib/Transforms/IPO/Attributor.cpp | 99 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 8 +- .../InstCombine/InstructionCombining.cpp | 20 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 541 +++- llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll | 4 + .../AArch64/sve2-intrinsics-character-match.ll | 54 + .../sve2-intrinsics-uniform-complex-arith.ll | 267 ++ .../AArch64/sve2-intrinsics-vec-hist-count.ll | 42 + .../sve2-intrinsics-widening-complex-int-arith.ll | 106 + .../AArch64/sve2-intrinsics-widening-dsp.ll | 783 ++++++ .../GlobalISel/inst-select-extract-vector-elt.mir | 55 + .../GlobalISel/inst-select-insert-vector-elt.mir | 63 + .../GlobalISel/legalize-extract-vector-elt.mir | 24 +- .../GlobalISel/legalize-insert-vector-elt.mir | 27 +- .../GlobalISel/regbankselect-ctlz-zero-undef.mir | 55 +- .../AMDGPU/GlobalISel/regbankselect-ctpop.mir | 55 +- .../GlobalISel/regbankselect-cttz-zero-undef.mir | 55 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.a16.dim.ll | 621 ++++- .../CodeGen/AMDGPU/llvm.amdgcn.image.a16.encode.ll | 959 +++++++ .../AMDGPU/llvm.amdgcn.image.gather4.a16.dim.ll | 433 ++- .../AMDGPU/llvm.amdgcn.image.load.a16.d16.ll | 39 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.load.a16.ll | 39 +- .../AMDGPU/llvm.amdgcn.image.sample.a16.dim.ll | 1422 ++++++---- .../AMDGPU/llvm.amdgcn.image.store.a16.d16.ll | 172 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.store.a16.ll | 172 +- .../AMDGPU/mcp-overlap-after-propagation.mir | 4 +- llvm/test/CodeGen/AMDGPU/nsa-vmem-hazard.mir | 10 +- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 6 +- .../AMDGPU/si-if-lower-user-terminators.mir | 75 + llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll | 21 +- .../CodeGen/Mips/GlobalISel/legalizer/ctlz.mir | 6 +- .../CodeGen/Mips/GlobalISel/legalizer/cttz.mir | 22 +- llvm/test/CodeGen/RISCV/vararg.ll | 8 +- llvm/test/CodeGen/SystemZ/stackpointer.ll | 15 + llvm/test/CodeGen/X86/avx512-insert-extract.ll | 8 +- llvm/test/CodeGen/X86/avx512-intrinsics-upgrade.ll | 166 +- llvm/test/CodeGen/X86/avx512-vec-cmp.ll | 12 +- .../CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll | 196 +- .../CodeGen/X86/avx512vl-intrinsics-upgrade.ll | 226 +- llvm/test/CodeGen/X86/broadcastm-lowering.ll | 14 +- llvm/test/CodeGen/X86/buildvec-insertvec.ll | 8 +- llvm/test/CodeGen/X86/cvt16.ll | 158 +- .../CodeGen/X86/fastmath-float-half-conversion.ll | 71 +- llvm/test/CodeGen/X86/half.ll | 28 +- llvm/test/CodeGen/X86/hoist-invariant-load.ll | 5 + .../CodeGen/X86/merge-consecutive-loads-256.ll | 12 +- llvm/test/CodeGen/X86/pr31088.ll | 12 +- llvm/test/CodeGen/X86/shl-crash-on-legalize.ll | 2 +- .../X86/speculative-load-hardening-indirect.ll | 5 + llvm/test/CodeGen/X86/vec_cast.ll | 9 +- llvm/test/CodeGen/X86/vec_fp_to_int.ll | 4 +- llvm/test/CodeGen/X86/vector-half-conversions.ll | 436 +-- llvm/test/CodeGen/X86/vector-mulfix-legalize.ll | 8 +- llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll | 377 ++- llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll | 378 ++- llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 2783 +++++++++++++++++++- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 1829 ++++++++++++- llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 50 +- llvm/test/CodeGen/X86/vector-shuffle-512-v64.ll | 35 +- .../CodeGen/X86/vector-shuffle-variable-128.ll | 12 +- llvm/test/DebugInfo/Inputs/invalid.linetable | Bin 680 -> 0 bytes .../DebugInfo/dwarfdump-invalid-line-table.test | 5 - llvm/test/MC/AArch64/arm64-system-encoding.s | 6 +- .../MC/AArch64/armv8.2a-statistical-profiling.s | 28 +- llvm/test/MC/AArch64/basic-a64-diagnostics.s | 10 +- llvm/test/MC/AArch64/basic-a64-instructions.s | 4 +- llvm/test/MC/AArch64/gicv3-regs-diagnostics.s | 4 + llvm/test/MC/AArch64/gicv3-regs.s | 4 +- .../AArch64/armv8.2a-statistical-profiling.txt | 4 +- .../AArch64/basic-a64-instructions.txt | 2 +- llvm/test/MC/Disassembler/AArch64/gicv3-regs.txt | 2 +- llvm/test/Object/invalid.test | 4 +- .../Attributor/IPConstantProp/PR16052.ll | 21 +- .../Transforms/Attributor/dereferenceable-1.ll | 4 +- llvm/test/Transforms/Attributor/liveness.ll | 8 +- llvm/test/Transforms/Attributor/noalias.ll | 35 + llvm/test/Transforms/Attributor/range.ll | 813 +++++- .../Transforms/Attributor/undefined_behavior.ll | 5 +- llvm/test/Transforms/Attributor/willreturn.ll | 2 +- .../MSSA/2011-03-25-DSEMiscompile.ll | 23 + .../MSSA/2011-09-06-EndOfFunction.ll | 24 + .../DeadStoreElimination/MSSA/2011-09-06-MemCpy.ll | 85 + .../MSSA/2016-07-17-UseAfterFree.ll | 33 + .../MSSA/OverwriteStoreBegin.ll | 394 +++ .../DeadStoreElimination/MSSA/OverwriteStoreEnd.ll | 391 +++ .../DeadStoreElimination/MSSA/PartialStore.ll | 87 + .../DeadStoreElimination/MSSA/PartialStore2.ll | 55 + .../MSSA/X86/gather-null-pointer.ll | 21 + .../Transforms/DeadStoreElimination/MSSA/atomic.ll | 133 + .../DeadStoreElimination/MSSA/calloc-store.ll | 67 + .../MSSA/combined-partial-overwrites.ll | 340 +++ .../DeadStoreElimination/MSSA/const-pointers.ll | 40 + .../Transforms/DeadStoreElimination/MSSA/crash.ll | 74 + .../DeadStoreElimination/MSSA/cs-cs-aliasing.ll | 74 + .../DeadStoreElimination/MSSA/debuginfo.ll | 31 + .../DeadStoreElimination/MSSA/dominate.ll | 25 + .../DeadStoreElimination/MSSA/fence-todo.ll | 50 + .../Transforms/DeadStoreElimination/MSSA/fence.ll | 48 + .../Transforms/DeadStoreElimination/MSSA/free.ll | 72 + .../DeadStoreElimination/MSSA/inst-limits.ll | 260 ++ .../DeadStoreElimination/MSSA/int_sideeffect.ll | 15 + .../DeadStoreElimination/MSSA/invariant.start.ll | 34 + .../MSSA/launder.invariant.group.ll | 65 + .../DeadStoreElimination/MSSA/libcalls.ll | 71 + .../DeadStoreElimination/MSSA/lifetime.ll | 39 + .../MSSA/mda-with-dbg-values.ll | 76 + .../MSSA/memcpy-complete-overwrite.ll | 189 ++ .../DeadStoreElimination/MSSA/memcpy-lifetimes.ll | 64 + .../DeadStoreElimination/MSSA/memintrinsics.ll | 98 + .../MSSA/memoryssa-scan-limit.ll | 72 + .../DeadStoreElimination/MSSA/memset-and-memcpy.ll | 92 + .../MSSA/memset-missing-debugloc.ll | 90 + .../MSSA/merge-stores-big-endian.ll | 173 ++ .../DeadStoreElimination/MSSA/merge-stores.ll | 237 ++ .../MSSA/multiblock-captures.ll | 322 +++ .../MSSA/multiblock-exceptions.ll | 64 + .../DeadStoreElimination/MSSA/multiblock-loops.ll | 284 ++ .../MSSA/multiblock-malloc-free.ll | 444 ++++ .../MSSA/multiblock-memintrinsics.ll | 70 + .../MSSA/multiblock-memoryphis.ll | 175 ++ .../MSSA/multiblock-partial.ll | 56 + .../DeadStoreElimination/MSSA/multiblock-simple.ll | 149 ++ .../MSSA/multiblock-throwing.ll | 95 + .../DeadStoreElimination/MSSA/no-targetdata.ll | 21 + .../DeadStoreElimination/MSSA/operand-bundles.ll | 56 + .../DeadStoreElimination/MSSA/overlap.ll | 68 + .../DeadStoreElimination/MSSA/pr11390.ll | 38 + .../DeadStoreElimination/MSSA/simple-todo.ll | 261 ++ .../Transforms/DeadStoreElimination/MSSA/simple.ll | 581 ++++ .../DeadStoreElimination/MSSA/tail-byval.ll | 23 + .../InstCombine/constant-fold-metadata-wrapped.ll | 59 - .../X86/Inputs/debug_line_malformed.s | 40 + .../llvm-dwarfdump/X86/debug_line_invalid.test | 16 +- .../tools/llvm-readobj/ELF/invalid-shstrndx.test | 22 +- .../sections-no-section-header-string-table.test | 49 +- llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +- llvm/tools/llvm-readobj/DwarfCFIEHPrinter.h | 9 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 10 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 70 + .../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 1823 ++++++------- .../DebugInfo/DWARF/DWARFFormValueTest.cpp | 183 ++ llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 157 -- .../clang-tools-extra/clang-tidy/objc/BUILD.gn | 1 + .../utils/gn/secondary/clang/tools/driver/BUILD.gn | 7 + llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 13 +- mlir/docs/ConversionToLLVMDialect.md | 276 +- mlir/include/mlir/Analysis/AffineStructures.h | 118 +- .../StandardToLLVM/ConvertStandardToLLVM.h | 138 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 13 +- mlir/include/mlir/Dialect/AffineOps/AffineOps.h | 7 +- .../mlir/Dialect/AffineOps/AffineValueMap.h | 90 + mlir/include/mlir/IR/AffineMap.h | 45 +- mlir/include/mlir/IR/FunctionSupport.h | 7 + mlir/lib/Analysis/AffineAnalysis.cpp | 1 + mlir/lib/Analysis/AffineStructures.cpp | 150 +- mlir/lib/Analysis/LoopAnalysis.cpp | 3 +- mlir/lib/Analysis/Utils.cpp | 1 + .../GPUToCUDA/ConvertLaunchFuncToCudaCalls.cpp | 108 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 23 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 3 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 522 +++- mlir/lib/Dialect/AffineOps/AffineOps.cpp | 7 +- mlir/lib/Dialect/AffineOps/AffineValueMap.cpp | 102 + mlir/lib/Dialect/AffineOps/CMakeLists.txt | 2 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 29 +- mlir/lib/IR/AffineMap.cpp | 45 + mlir/lib/Transforms/DialectConversion.cpp | 3 +- .../GPUToCUDA/lower-launch-func-to-cuda.mlir | 4 +- .../StandardToLLVM/convert-argattrs.mlir | 20 +- .../StandardToLLVM/convert-dynamic-memref-ops.mlir | 92 +- .../Conversion/StandardToLLVM/convert-funcs.mlir | 6 +- .../StandardToLLVM/convert-static-memref-ops.mlir | 83 +- .../StandardToLLVM/convert-to-llvmir.mlir | 45 +- .../StandardToLLVM/standard-to-llvm.mlir | 3 +- mlir/test/Dialect/GPU/invalid.mlir | 28 +- mlir/test/Dialect/Linalg/llvm.mlir | 27 +- mlir/test/mlir-cpu-runner/cblas_interface.cpp | 37 +- .../test/mlir-cpu-runner/include/cblas_interface.h | 27 +- .../mlir-cpu-runner/include/mlir_runner_utils.h | 20 +- mlir/test/mlir-cpu-runner/mlir_runner_utils.cpp | 30 +- mlir/test/mlir-cuda-runner/gpu-to-cubin.mlir | 7 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 35 +- 409 files changed, 23974 insertions(+), 5865 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/objc/DeallocInCategoryCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/objc/DeallocInCategoryCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/objc-dealloc-in-category.rst create mode 100644 clang-tools-extra/test/clang-tidy/checkers/objc-dealloc-in-category.m create mode 100644 clang/test/CodeGenCXX/amdgcn-call-with-aggarg.cpp create mode 100644 libclc/generic/lib/math/rsqrt.cl create mode 100644 libclc/r600/lib/math/native_rsqrt.cl create mode 100644 libclc/r600/lib/math/rsqrt.cl create mode 100644 libcxx/test/std/containers/views/span.sub/first.fail.cpp create mode 100644 libcxx/test/std/containers/views/span.sub/last.fail.cpp delete mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/overriden-methods/ [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/overriden-methods/ [...] delete mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/overriden-methods/ [...] copy lldb/packages/Python/lldbsuite/test/{api/check_public_api_headers => lang/cpp [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/virtual-functions/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/lang/cpp/virtual-functions/ [...] create mode 100644 llvm/docs/Proposals/VectorPredication.rst create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-character-match.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-uniform-complex-arith.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-vec-hist-count.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-widening-complex-int- [...] create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-widening-dsp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.a16.encode.ll create mode 100644 llvm/test/CodeGen/AMDGPU/si-if-lower-user-terminators.mir create mode 100644 llvm/test/CodeGen/SystemZ/stackpointer.ll delete mode 100644 llvm/test/DebugInfo/Inputs/invalid.linetable delete mode 100644 llvm/test/DebugInfo/dwarfdump-invalid-line-table.test create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/2011-03-25-DSEMi [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/2011-09-06-EndOf [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/2011-09-06-MemCpy.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/2016-07-17-UseAf [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/OverwriteStoreBegin.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/OverwriteStoreEnd.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/PartialStore.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/PartialStore2.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/X86/gather-null- [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/atomic.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/calloc-store.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/combined-partial [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/const-pointers.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/crash.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/cs-cs-aliasing.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/debuginfo.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/dominate.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/fence-todo.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/fence.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/free.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/inst-limits.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/int_sideeffect.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/invariant.start.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/launder.invarian [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/libcalls.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/lifetime.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/mda-with-dbg-values.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memcpy-complete- [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memcpy-lifetimes.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memintrinsics.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memoryssa-scan-limit.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memset-and-memcpy.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/memset-missing-d [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/merge-stores-big [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/merge-stores.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-captures.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-excep [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-loops.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-mallo [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-memin [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-memor [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-partial.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-simple.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/multiblock-throwing.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/no-targetdata.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/operand-bundles.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/overlap.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/pr11390.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/simple-todo.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/simple.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/tail-byval.ll delete mode 100644 llvm/test/Transforms/InstCombine/constant-fold-metadata-wrapped.ll create mode 100644 mlir/include/mlir/Dialect/AffineOps/AffineValueMap.h create mode 100644 mlir/lib/Dialect/AffineOps/AffineValueMap.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig updated (fdfa3a6778b1 -> bb6d3fb354c5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from fdfa3a6778b1 Merge tag 'scsi-misc' of git://git.kernel.org/pub/scm/linu [...] adds 59365cadfbcd efi/x86: Fix boot regression on systems with invalid memma [...] adds 6ff90aa2cfdd Merge tag 'efi-urgent-2020-02-09' of git://git.kernel.org/ [...] adds f9f21cea3113 genirq: Clarify that irq wake state is orthogonal to enabl [...] adds 926b5dfa6b8d irqchip/gic-v3: Only provision redistributors that are ena [...] adds 656b42deddea irqchip: Some Kconfig cleanup for C-SKY adds 107945227ac5 irqchip/gic-v3-its: Reference to its_invall_cmd descriptor [...] adds e88bd316e597 irqchip/gic-v4.1: Fix programming of GICR_VPROPBASER_4_1_SIZE adds 8b718d403c5c irqchip/gic-v4.1: Set vpe_l1_base for all redistributors adds 4e6437f12d6e irqchip/gic-v4.1: Ensure L2 vPE table is allocated at RD level adds 4bccf1d715fe irqchip/gic-v4.1: Drop 'tmp' in inherit_vpe_l1_table_from_rd() adds b46353250ba3 irqchip/gic-v3-its: Remove superfluous WARN_ON adds 5186a6cc3ef5 irqchip/gic-v3-its: Rename VPENDBASER/VPROPBASER accessors adds 2f86e45a7f42 Merge tag 'irqchip-fixes-5.6-1' of git://git.kernel.org/pu [...] adds f06bed87d7cd Merge tag 'irq-urgent-2020-02-09' of git://git.kernel.org/ [...] adds fcfd73452092 MAINTAINERS: Correct path to time namespace source file adds febac332a819 clocksource: Prevent double add_timer_on() for watchdog_timer adds 2fbc23c73835 Merge tag 'timers-urgent-2020-02-09' of git://git.kernel.o [...] adds 003461559ef7 perf/core: Fix mlock accounting in perf_mmap() adds 07c5972951f0 perf/cgroups: Install cgroup events to correct cpuctx adds f1ec3a517b43 kernel/events: Add a missing prototype for arch_perf_updat [...] adds fdff7c21ea00 Merge branch 'linus' into perf/urgent, to synchronize with [...] adds e884602b57c0 perf parse: Refactor 'struct perf_evsel_config_term' adds 3220fb8d5e59 perf parse: Copy string to perf_evsel_config_term adds 0dd1979f7f99 perf test: Fix test case Merge cpu map adds 0ada120c883d perf: Make perf able to build with latest libbfd adds 1873f1547dde perf probe: Add ustring support for perf probe command adds 85fc95d75970 perf maps: Add missing unlock to maps__insert() error case adds 45f035748b2a Merge tag 'perf-core-for-mingo-5.6-20200201' of git://git. [...] adds ca21b9b37059 Merge tag 'perf-urgent-2020-02-09' of git://git.kernel.org [...] adds 25a3a15417cf smp: Remove superfluous cond_func check in smp_call_functi [...] adds 1e474b28e788 smp/up: Make smp_call_function_single() match SMP semantics adds f41377609a72 Merge tag 'smp-urgent-2020-02-09' of git://git.kernel.org/ [...] adds 979923871f69 x86/timer: Don't skip PIT setup when APIC is disabled or i [...] adds 2b73ea379624 x86/boot: Handle malformed SRAT tables during early ACPI parsing adds 6f1a4891a592 x86/apic/msi: Plug non-maskable MSI affinity race adds 05bd330a7fd8 x86/hyperv: Suspend/resume the hypercall page for hibernation adds 0f378d73d429 x86/apic: Mask IOAPIC entries when disabling the local APIC adds 1a2a76c2685a Merge tag 'x86-urgent-2020-02-09' of git://git.kernel.org/ [...] adds 0fd169576648 fs: Add VirtualBox guest shared folder (vboxsf) support adds 5586c3c1e0eb Merge branch 'work.vboxsf' of git://git.kernel.org/pub/scm [...] adds 0f060936e490 SMB3: Backup intent flag missing from some more ops adds 87f93d82e095 smb3: fix problem with null cifs super block with previous patch adds b0dd940e582b cifs: fail i/o on soft mounts if sessionsetup errors out adds d6fd41905ec5 cifs: log warning message (once) if out of disk space adds f2bf09e97b47 cifs: Add tracepoints for errors on flush or fsync adds 09c40b15351c cifs: fix soft mounts hanging in the reconnect code adds 343a1b777a92 cifs: make multichannel warning more visible adds d26c2ddd3356 cifs: add SMB3 change notification support adds cc95b6772790 cifs: fix channel signing adds e3e056c35108 cifs: fix mode bits from dir listing when mounted with mod [...] adds 2391ca41b476 smb3: add one more dynamic tracepoint missing from strict [...] adds ab3459d8f0ef smb3: print warning once if posix context returned on open adds 51d92d69f77b smb3: Add defines for new information level, FileIdInformation adds d1ea35f4cdd4 Merge tag '5.6-rc-smb3-plugfest-patches' of git://git.samb [...] adds 490d332ea427 irqchip/gic-v4.1: Avoid 64bit division for the sake of 32bit ARM adds 8dcc1a9d90c1 fs: New zonefs file system adds fcb9c24bef3d zonefs: Add documentation adds 380a129eb2c2 Merge tag 'zonefs-5.6-rc1' of git://git.kernel.org/pub/scm [...] adds c8fb7d7e48d1 kconfig: fix broken dependency in randconfig-generated .config adds faa7bdd7e9e1 kbuild: fix the document to use extra-y for vmlinux.lds adds 5f2fb52fac15 kbuild: rename hostprogs-y/always to hostprogs/always-y adds be9f6133f877 scripts/kallsyms: rename local variables in read_symbol() adds 8d60526999aa scripts/kallsyms: change table to store (strcut sym_entry *) adds cde26a6e17ec kallsyms: fix type of kallsyms_token_table[] adds 089b7d890f97 kconfig: Invalidate all symbols after changing to y or m. adds f566e1fbadb6 kbuild: make multiple directory targets work adds 89a47dd1af8f Merge tag 'kbuild-v5.6-2' of git://git.kernel.org/pub/scm/ [...] adds bb6d3fb354c5 Linux 5.6-rc1 No new revisions were added by this update. Summary of changes: Documentation/filesystems/zonefs.txt | 404 ++++++++++ Documentation/kbuild/makefiles.rst | 53 +- Kbuild | 8 +- MAINTAINERS | 18 +- Makefile | 6 +- arch/alpha/boot/Makefile | 2 +- arch/arm/include/asm/arch_gicv3.h | 12 +- arch/arm/vdso/Makefile | 2 +- arch/arm64/include/asm/arch_gicv3.h | 8 +- arch/arm64/kernel/vdso32/Makefile | 4 +- arch/mips/boot/Makefile | 2 +- arch/mips/boot/compressed/Makefile | 4 +- arch/mips/boot/tools/Makefile | 2 +- arch/mips/tools/Makefile | 4 +- arch/mips/vdso/Makefile | 2 +- arch/powerpc/boot/Makefile | 4 +- arch/s390/tools/Makefile | 4 +- arch/sparc/boot/Makefile | 2 +- arch/sparc/vdso/Makefile | 2 +- arch/x86/boot/Makefile | 4 +- arch/x86/boot/compressed/Makefile | 2 +- arch/x86/boot/compressed/acpi.c | 6 + arch/x86/entry/vdso/Makefile | 2 +- arch/x86/hyperv/hv_init.c | 50 ++ arch/x86/include/asm/apic.h | 10 + arch/x86/include/asm/x86_init.h | 2 + arch/x86/kernel/apic/apic.c | 30 +- arch/x86/kernel/apic/msi.c | 128 ++- arch/x86/kernel/time.c | 12 +- arch/x86/kernel/x86_init.c | 1 + arch/x86/platform/efi/efi.c | 2 +- arch/x86/realmode/rm/Makefile | 2 +- arch/x86/tools/Makefile | 4 +- arch/x86/xen/enlighten_pv.c | 1 + drivers/gpu/drm/radeon/Makefile | 2 +- drivers/irqchip/Kconfig | 4 +- drivers/irqchip/irq-gic-v3-its.c | 120 ++- drivers/irqchip/irq-gic-v3.c | 9 +- drivers/tty/vt/Makefile | 2 +- drivers/video/logo/Makefile | 2 +- drivers/zorro/Makefile | 2 +- fs/Kconfig | 2 + fs/Makefile | 2 + fs/cifs/cifs_ioctl.h | 6 + fs/cifs/cifsacl.c | 14 +- fs/cifs/cifsfs.c | 2 +- fs/cifs/cifsglob.h | 8 +- fs/cifs/cifsproto.h | 8 + fs/cifs/cifssmb.c | 2 +- fs/cifs/connect.c | 2 +- fs/cifs/dir.c | 5 +- fs/cifs/file.c | 21 +- fs/cifs/inode.c | 8 +- fs/cifs/ioctl.c | 18 +- fs/cifs/link.c | 18 +- fs/cifs/readdir.c | 3 +- fs/cifs/sess.c | 2 +- fs/cifs/smb1ops.c | 19 +- fs/cifs/smb2inode.c | 9 +- fs/cifs/smb2ops.c | 145 ++-- fs/cifs/smb2pdu.c | 36 +- fs/cifs/smb2pdu.h | 16 + fs/cifs/smb2proto.h | 2 +- fs/cifs/smb2transport.c | 5 +- fs/cifs/trace.h | 27 + fs/unicode/Makefile | 2 +- fs/vboxsf/Kconfig | 10 + fs/vboxsf/Makefile | 5 + fs/vboxsf/dir.c | 427 ++++++++++ fs/vboxsf/file.c | 379 +++++++++ fs/vboxsf/shfl_hostintf.h | 901 +++++++++++++++++++++ fs/vboxsf/super.c | 491 ++++++++++++ fs/vboxsf/utils.c | 551 +++++++++++++ fs/vboxsf/vboxsf_wrappers.c | 371 +++++++++ fs/vboxsf/vfsmod.h | 137 ++++ fs/zonefs/Kconfig | 9 + fs/zonefs/Makefile | 4 + fs/zonefs/super.c | 1439 ++++++++++++++++++++++++++++++++++ fs/zonefs/zonefs.h | 189 +++++ include/linux/irq.h | 18 + include/linux/irqchip/arm-gic-v3.h | 2 +- include/linux/irqdomain.h | 7 + include/linux/perf_event.h | 4 + include/uapi/linux/magic.h | 1 + kernel/events/core.c | 17 +- kernel/irq/debugfs.c | 1 + kernel/irq/manage.c | 7 + kernel/irq/msi.c | 5 +- kernel/kallsyms.c | 5 +- kernel/smp.c | 2 +- kernel/time/clocksource.c | 11 +- kernel/up.c | 3 +- lib/Makefile | 4 +- lib/raid6/Makefile | 2 +- net/bpfilter/Makefile | 2 +- samples/bpf/Makefile | 118 +-- samples/connector/Makefile | 8 +- samples/hidraw/Makefile | 6 +- samples/mei/Makefile | 4 +- samples/pidfd/Makefile | 4 +- samples/seccomp/Makefile | 4 +- samples/uhid/Makefile | 4 +- samples/vfs/Makefile | 5 +- scripts/Makefile | 22 +- scripts/Makefile.build | 8 +- scripts/Makefile.clean | 4 +- scripts/Makefile.host | 8 +- scripts/Makefile.lib | 6 +- scripts/basic/Makefile | 4 +- scripts/dtc/Makefile | 4 +- scripts/gcc-plugins/Makefile | 2 +- scripts/genksyms/Makefile | 4 +- scripts/kallsyms.c | 133 ++-- scripts/kconfig/Makefile | 10 +- scripts/kconfig/confdata.c | 7 +- scripts/mod/Makefile | 4 +- scripts/selinux/genheaders/Makefile | 4 +- scripts/selinux/mdp/Makefile | 4 +- tools/perf/arch/arm/util/cs-etm.c | 2 +- tools/perf/tests/cpumap.c | 1 - tools/perf/util/evsel.c | 8 +- tools/perf/util/evsel_config.h | 5 +- tools/perf/util/map.c | 1 + tools/perf/util/parse-events.c | 67 +- tools/perf/util/probe-finder.c | 3 +- tools/perf/util/srcline.c | 16 +- usr/Makefile | 2 +- 127 files changed, 6328 insertions(+), 480 deletions(-) create mode 100644 Documentation/filesystems/zonefs.txt create mode 100644 fs/vboxsf/Kconfig create mode 100644 fs/vboxsf/Makefile create mode 100644 fs/vboxsf/dir.c create mode 100644 fs/vboxsf/file.c create mode 100644 fs/vboxsf/shfl_hostintf.h create mode 100644 fs/vboxsf/super.c create mode 100644 fs/vboxsf/utils.c create mode 100644 fs/vboxsf/vboxsf_wrappers.c create mode 100644 fs/vboxsf/vfsmod.h create mode 100644 fs/zonefs/Kconfig create mode 100644 fs/zonefs/Makefile create mode 100644 fs/zonefs/super.c create mode 100644 fs/zonefs/zonefs.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig updated (7996b49053f -> f23caecc090)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 7996b49053f Revert "[ARM] Improve codegen of volatile load/store of i64" adds 9db3e5d5156 [InstCombine] Fix infinite loop in min/max load/store bitca [...] adds d65ef4321e6 [InstCombine] Add test for -expensive-combines option; NFC adds d9b836dc6f7 [InstCombine] Support disabling expensive combines in opt adds fc12083cbc5 [InstCombine] Fix infinite min/max canonicalization loop (PR44541) adds 4ea0b397582 PowerPC release notes adds a124bebdd5f [ARM] Fix non-determenistic behaviour adds e2c0c70101a [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds 720870ee60a [analyzer] Fix a couple of bugs in HTML report generation. adds 3f4ba96a59a [BPF] disable ReduceLoadWidth during SelectionDag phase adds 8b8a4834a4b [X86] Use MVT::i8 instead of MVT::i64 for shift amount in B [...] adds 84cda4cceab [clang-tidy] Fix false positive for cppcoreguidelines-init- [...] adds b73942dbc14 AMDGPU/EG,CM: Implement fsqrt using recip(rsqrt(x)) instead [...] adds b8fead783fa [AArch64] Add option to enable/disable load-store renaming. adds 793d643f6d6 [Clang] Remove unused #pragma clang __debug handle_crash adds 64515b35844 [analyzer] Add 10.0.0 release notes. adds 4759c6ef8b4 [Support] When using SEH, create a impl instance for CrashR [...] adds 0e1c734fa5b Re-land "[Clang][Driver] Remove -M group options ..." and " [...] adds f23caecc090 ReleaseNotes / external projects: Zig No new revisions were added by this update. Summary of changes: .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../checkers/cppcoreguidelines-init-variables.cpp | 6 + clang/docs/ReleaseNotes.rst | 22 ++- clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Lex/PreprocessorOptions.h | 3 + clang/lib/Driver/Compilation.cpp | 13 +- clang/lib/Driver/ToolChains/Clang.cpp | 5 + clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Lex/Pragma.cpp | 33 +++-- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 11 +- clang/test/Analysis/html_diagnostics/td-hotfix.c | 31 ++++ .../html_diagnostics/variable-popups-macro.c | 28 ++++ .../html_diagnostics/variable-popups-multiple.c | 29 ++++ .../html_diagnostics/variable-popups-simple.c | 23 +++ ...{crash-report.c => crash-report-with-asserts.c} | 35 +++-- clang/test/Driver/crash-report.c | 25 +++- clang/tools/clang-shlib/CMakeLists.txt | 17 ++- llvm/docs/ReleaseNotes.rst | 36 ++++- llvm/include/llvm/Support/CrashRecoveryContext.h | 4 - llvm/lib/CodeGen/TypePromotion.cpp | 12 +- llvm/lib/Support/CrashRecoveryContext.cpp | 68 ++++----- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 7 + llvm/lib/Target/AMDGPU/CaymanInstructions.td | 4 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 3 +- llvm/lib/Target/AMDGPU/R600Instructions.td | 7 +- llvm/lib/Target/BPF/BPFISelLowering.h | 13 ++ llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 + .../Transforms/InstCombine/InstCombineSelect.cpp | 6 + .../InstCombine/InstructionCombining.cpp | 3 +- llvm/test/CodeGen/AArch64/arm64-abi-varargs.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-variadic-aapcs.ll | 2 +- .../CodeGen/AArch64/machine-outliner-remarks.ll | 6 +- llvm/test/CodeGen/AArch64/machine-outliner.ll | 4 +- .../AArch64/stp-opt-with-renaming-debug.mir | 2 +- .../stp-opt-with-renaming-reserved-regs.mir | 8 +- .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 8 +- llvm/test/CodeGen/AMDGPU/fsqrt.ll | 38 +++-- llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll | 156 +++++++++++++++++++++ llvm/test/CodeGen/X86/pr44812.ll | 24 ++++ .../Transforms/InstCombine/expensive-combines.ll | 28 ++++ llvm/test/Transforms/InstCombine/pr44541.ll | 25 ++++ llvm/test/Transforms/InstCombine/pr44835.ll | 29 ++++ 44 files changed, 684 insertions(+), 120 deletions(-) create mode 100644 clang/test/Analysis/html_diagnostics/td-hotfix.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-macro.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-multiple.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-simple.c copy clang/test/Driver/{crash-report.c => crash-report-with-asserts.c} (61%) create mode 100644 llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll create mode 100644 llvm/test/CodeGen/X86/pr44812.ll create mode 100644 llvm/test/Transforms/InstCombine/expensive-combines.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44541.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44835.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (d6bf63b -> 4d4ca28)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards d6bf63b 0: update: llvm-linux: 16 new 4d4ca28 0: update: llvm-linux: 16 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d6bf63b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-build_llvm/console.log | 12631 ++++++++++++++++++----------------- 03-build_linux/console.log | 654 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 13357 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 7 files changed, 13351 insertions(+), 13373 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig updated (af41ffe -> c9db772)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards af41ffe 0: update: llvm-linux: boot new c9db772 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (af41ffe) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 12640 +++++++++++++++++------------------ 03-build_linux/console.log | 764 +-- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 29 - console.log | 13663 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 7 files changed, 13641 insertions(+), 13699 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allnoconfig updated (7996b49053f -> f23caecc090)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allnoconfig in repository toolchain/ci/llvm-project. from 7996b49053f Revert "[ARM] Improve codegen of volatile load/store of i64" adds 9db3e5d5156 [InstCombine] Fix infinite loop in min/max load/store bitca [...] adds d65ef4321e6 [InstCombine] Add test for -expensive-combines option; NFC adds d9b836dc6f7 [InstCombine] Support disabling expensive combines in opt adds fc12083cbc5 [InstCombine] Fix infinite min/max canonicalization loop (PR44541) adds 4ea0b397582 PowerPC release notes adds a124bebdd5f [ARM] Fix non-determenistic behaviour adds e2c0c70101a [cmake] Fix clang builds with BUILD_SHARED=ON and CLANG_LIN [...] adds 720870ee60a [analyzer] Fix a couple of bugs in HTML report generation. adds 3f4ba96a59a [BPF] disable ReduceLoadWidth during SelectionDag phase adds 8b8a4834a4b [X86] Use MVT::i8 instead of MVT::i64 for shift amount in B [...] adds 84cda4cceab [clang-tidy] Fix false positive for cppcoreguidelines-init- [...] adds b73942dbc14 AMDGPU/EG,CM: Implement fsqrt using recip(rsqrt(x)) instead [...] adds b8fead783fa [AArch64] Add option to enable/disable load-store renaming. adds 793d643f6d6 [Clang] Remove unused #pragma clang __debug handle_crash adds 64515b35844 [analyzer] Add 10.0.0 release notes. adds 4759c6ef8b4 [Support] When using SEH, create a impl instance for CrashR [...] adds 0e1c734fa5b Re-land "[Clang][Driver] Remove -M group options ..." and " [...] new f23caecc090 ReleaseNotes / external projects: Zig The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../checkers/cppcoreguidelines-init-variables.cpp | 6 + clang/docs/ReleaseNotes.rst | 22 ++- clang/include/clang/Driver/CC1Options.td | 2 + clang/include/clang/Lex/PreprocessorOptions.h | 3 + clang/lib/Driver/Compilation.cpp | 13 +- clang/lib/Driver/ToolChains/Clang.cpp | 5 + clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Lex/Pragma.cpp | 33 +++-- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 11 +- clang/test/Analysis/html_diagnostics/td-hotfix.c | 31 ++++ .../html_diagnostics/variable-popups-macro.c | 28 ++++ .../html_diagnostics/variable-popups-multiple.c | 29 ++++ .../html_diagnostics/variable-popups-simple.c | 23 +++ ...{crash-report.c => crash-report-with-asserts.c} | 35 +++-- clang/test/Driver/crash-report.c | 25 +++- clang/tools/clang-shlib/CMakeLists.txt | 17 ++- llvm/docs/ReleaseNotes.rst | 36 ++++- llvm/include/llvm/Support/CrashRecoveryContext.h | 4 - llvm/lib/CodeGen/TypePromotion.cpp | 12 +- llvm/lib/Support/CrashRecoveryContext.cpp | 68 ++++----- .../Target/AArch64/AArch64LoadStoreOptimizer.cpp | 7 + llvm/lib/Target/AMDGPU/CaymanInstructions.td | 4 +- llvm/lib/Target/AMDGPU/EvergreenInstructions.td | 3 +- llvm/lib/Target/AMDGPU/R600Instructions.td | 7 +- llvm/lib/Target/BPF/BPFISelLowering.h | 13 ++ llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 + .../Transforms/InstCombine/InstCombineSelect.cpp | 6 + .../InstCombine/InstructionCombining.cpp | 3 +- llvm/test/CodeGen/AArch64/arm64-abi-varargs.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-variadic-aapcs.ll | 2 +- .../CodeGen/AArch64/machine-outliner-remarks.ll | 6 +- llvm/test/CodeGen/AArch64/machine-outliner.ll | 4 +- .../AArch64/stp-opt-with-renaming-debug.mir | 2 +- .../stp-opt-with-renaming-reserved-regs.mir | 8 +- .../test/CodeGen/AArch64/stp-opt-with-renaming.mir | 8 +- llvm/test/CodeGen/AMDGPU/fsqrt.ll | 38 +++-- llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll | 156 +++++++++++++++++++++ llvm/test/CodeGen/X86/pr44812.ll | 24 ++++ .../Transforms/InstCombine/expensive-combines.ll | 28 ++++ llvm/test/Transforms/InstCombine/pr44541.ll | 25 ++++ llvm/test/Transforms/InstCombine/pr44835.ll | 29 ++++ 44 files changed, 684 insertions(+), 120 deletions(-) create mode 100644 clang/test/Analysis/html_diagnostics/td-hotfix.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-macro.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-multiple.c create mode 100644 clang/test/Analysis/html_diagnostics/variable-popups-simple.c copy clang/test/Driver/{crash-report.c => crash-report-with-asserts.c} (61%) create mode 100644 llvm/test/CodeGen/BPF/CORE/no-narrow-load.ll create mode 100644 llvm/test/CodeGen/X86/pr44812.ll create mode 100644 llvm/test/Transforms/InstCombine/expensive-combines.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44541.ll create mode 100644 llvm/test/Transforms/InstCombine/pr44835.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 9 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2020