Tcwg-commits February 2020

tcwg-commits@lists.linaro.org

5 participants
12772 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allnoconfig updated (904d146c5f5 -> f85d63a5583)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 904d146c5f5 PR44627: Consider reversing == and <=> candidates found by ADL. adds 3573526c028 Revert "[libcxx] Force-cache LIBCXX_CXX_ABI_LIBRARY_PATH" adds 3b32963252b [Concepts] Correctly form initial parameter mapping for par [...] adds 8be11623043 [Concepts] Fix isDeclarationSpecifier to detect type-constr [...] adds fdedf39c46f PR44723: Trigger return type deduction for operator<=>s who [...] adds f85d63a5583 Fix wrong devirtualization when the final overrider in one [...] No new revisions were added by this update. Summary of changes: clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +++ clang/include/clang/Sema/Sema.h | 2 +- clang/include/clang/Sema/SemaConcept.h | 12 +++-- clang/lib/AST/CXXInheritance.cpp | 2 + clang/lib/AST/DeclCXX.cpp | 32 ++++++++++++-- clang/lib/Parse/ParseDecl.cpp | 11 +++-- clang/lib/Sema/SemaConcept.cpp | 4 ++ clang/lib/Sema/SemaDeclCXX.cpp | 25 +++++++++++ clang/lib/Sema/SemaTemplateDeduction.cpp | 25 ++--------- clang/lib/Sema/SemaTemplateInstantiate.cpp | 40 +++++++++++++++++ .../CXX/class/class.compare/class.spaceship/p2.cpp | 33 ++++++++++++++ .../CXX/temp/temp.constr/temp.constr.normal/p1.cpp | 51 ++++++++++++++++++++++ .../devirtualize-virtual-function-calls-final.cpp | 43 ++++++++++++++++++ clang/test/Parser/cxx2a-abbreviated-templates.cpp | 41 +++++++++++++---- .../SemaTemplate/instantiate-template-argument.cpp | 28 ++++++++++++ libcxx/test/CMakeLists.txt | 2 +- 16 files changed, 315 insertions(+), 42 deletions(-) create mode 100644 clang/test/SemaTemplate/instantiate-template-argument.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allnoconfig updated (ee28e9c6 -> ec2012c6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards ee28e9c6 0: update: llvm-linux: all new ec2012c6 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ee28e9c6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 12570 +++++++++++++++++------------------ 03-build_linux/console.log | 678 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 16 +- console.log | 13496 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 8 files changed, 13503 insertions(+), 13503 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allmodconfig updated (904d146c5f5 -> f85d63a5583)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allmodconfig in repository toolchain/ci/llvm-project. from 904d146c5f5 PR44627: Consider reversing == and <=> candidates found by ADL. adds 3573526c028 Revert "[libcxx] Force-cache LIBCXX_CXX_ABI_LIBRARY_PATH" adds 3b32963252b [Concepts] Correctly form initial parameter mapping for par [...] adds 8be11623043 [Concepts] Fix isDeclarationSpecifier to detect type-constr [...] adds fdedf39c46f PR44723: Trigger return type deduction for operator<=>s who [...] adds f85d63a5583 Fix wrong devirtualization when the final overrider in one [...] No new revisions were added by this update. Summary of changes: clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +++ clang/include/clang/Sema/Sema.h | 2 +- clang/include/clang/Sema/SemaConcept.h | 12 +++-- clang/lib/AST/CXXInheritance.cpp | 2 + clang/lib/AST/DeclCXX.cpp | 32 ++++++++++++-- clang/lib/Parse/ParseDecl.cpp | 11 +++-- clang/lib/Sema/SemaConcept.cpp | 4 ++ clang/lib/Sema/SemaDeclCXX.cpp | 25 +++++++++++ clang/lib/Sema/SemaTemplateDeduction.cpp | 25 ++--------- clang/lib/Sema/SemaTemplateInstantiate.cpp | 40 +++++++++++++++++ .../CXX/class/class.compare/class.spaceship/p2.cpp | 33 ++++++++++++++ .../CXX/temp/temp.constr/temp.constr.normal/p1.cpp | 51 ++++++++++++++++++++++ .../devirtualize-virtual-function-calls-final.cpp | 43 ++++++++++++++++++ clang/test/Parser/cxx2a-abbreviated-templates.cpp | 41 +++++++++++++---- .../SemaTemplate/instantiate-template-argument.cpp | 28 ++++++++++++ libcxx/test/CMakeLists.txt | 2 +- 16 files changed, 315 insertions(+), 42 deletions(-) create mode 100644 clang/test/SemaTemplate/instantiate-template-argument.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allmodconfig updated (17c89fe7 -> 396eebdd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 17c89fe7 2: update: llvm-linux: 20291 new 396eebdd 2: update: llvm-linux: 20291 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (17c89fe7) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-build_llvm/console.log | 12666 +++++++++++++++++----------------- 03-build_linux/console.log | 956 ++- 05-check_regression/console.log | 8 +- 06-update_baseline/console.log | 12 +- console.log | 13808 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 13810 insertions(+), 13814 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (cf6037b5619 -> 1acf129bcf9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/llvm-project. from cf6037b5619 [llvm-readobj][test] - Cleanup testing of the --sections co [...] adds 84695dd4d78 Fix conversion of loops to GPU with no block/thread dimensions. adds 0654005ab27 [llvm-readobj] - Don't crash when dumping invalid dynamic r [...] adds e014de3a163 [NFC][ARM] Add test adds e93e58c6c40 Reland [libc++] [P0325] Implement to_array from LFTS with updates. adds 69558c84871 [AArch64][SVE] Add remaining SVE2 intrinsics for uniform DS [...] adds 19f1ce67353 [lldb][NFC] Remove ParserVars::m_parser_type member that wa [...] adds 1ccc702912f [lldb][NFC] Remove unnecessary ClangASTImporter checks in C [...] adds 09217b60fcf [lldb][NFC] Add a CompilerDecl->clang::Decl conversion func [...] adds 24f0b6b6d8e [llvm-objdump] avoid crash disassembling unknown instruction adds fd09f12f32f Implement -fsemantic-interposition adds 877963a35a0 [lldb/DWARF] Delete some dead code in SymbolFileDWARF adds 31e29d4afe0 AMDGPU/GlobalISel: Make use of MachineIRBuilder helper func [...] adds 3a200f3f2e5 [compiler-rt] Fix build on NetBSD 9.99.44 adds ba1f3db4b07 [Concepts] Correctly form initial parameter mapping for par [...] adds 0426c2d07d5 Reapply "AMDGPU: Cleanup and fix SMRD offset handling" adds 9c903d0373f [clangd][Hover] Handle uninstantiated default args adds 49e424e08e8 AMDGPU/GlobalISel: Select global MUBUF atomicrmw adds 789beeeca3c [lldb] Move non-DWARF code: DWARFUnit -> SymbolFileDWARF adds 0bb60e29f18 [clang-format] Fixes for spaces around C# object initializers adds df71000d7d5 [mlir][spirv] Convert linalg.generic for reduction to SPIR-V ops adds b8966de73f1 [lldb] Remove some dead code from SharingPtr.h adds 33f65f393f6 [lldb] Add a basic unit test for the SharedCluster class adds bc1148e7bcb [PATCH] D73727: [SLP] drop poison-generating flags for shuf [...] adds 6fb544d1d24 AMDGPU/GlobalISel: Combine FMIN_LEGACY/FMAX_LEGACY adds 6dd0163502f [lldb] Revert refactorization from: Move non-DWARF code: DW [...] adds b3726ecea4b AMDGPU: Fix potential use of undefined value adds edc3f4f02e5 [NFC] [lldb] Unindent DWARFDebugInfoEntry::GetDWARFDeclContext adds 3c89b75f23b [NFC] Introduce a type to model memory operation adds 44a4f5fc6a5 [AArch64][SVE] Add SVE2 mla unpredicated intrinsics. adds f99133e853b - Update .clang-tidy to ignore parameters of main like func [...] adds 6c7efe2eecf [lldb][NFC] Fix expect calls with wrong order of 'substrs' [...] adds 2a1b5af2991 [GlobalISel] Tidy up unnecessary calls to createGenericVirt [...] adds ac8da31a0f9 [PGO][PGSO] Handle MBFIWrapper adds 5df1ac7846c [AMDGPU] fixed divergence driven shift operations selection adds 5702dadf6f5 [DAG] Enable ISD::INSERT_SUBVECTOR SimplifyMultipleUseDeman [...] adds b7ce85a1307 [Concepts] Fix isDeclarationSpecifier to detect type-constr [...] adds 53bb183a9d0 Orc: Remove redundant std::move adds 84f0a8626e6 [yaml2obj] Internlize DocNum. NFC adds 2c19d05ae91 [lldb/Test] Fix substrs order in self.expect for more tests (NFC) adds d379253ca19 Orc: Remove an unnecessary explicit scope adds 9dfcddfaae5 [mlir] Linalg tiling: generate code avoding out-of-bounds accesses adds 23ccc055c76 [mlir] Remove the dependency of StdToLLVM on LoopToStd adds 8fbc7fd567f [DAG] SimplifyMultipleUseDemandedBits - peek through unused [...] adds 574685b879a [lldb/Symbol] Use StringRef ctor to prevent incorrect overload adds b9bf9305d10 [AArch64][GlobalISel] Walk through G_TRUNC in getTestBitReg adds f465b1aff4d [GlobalISel] Tweak lowering of G_SMULO/G_UMULO adds 73713f3e5ef RNG: Take pass name as argument instead of pass pointer. adds c8fc76a99b3 [mlir] [VectorOps] fixed bug in vector.insert_strided_slice [...] adds 562a19e079d [Typo fix] RNG: Take pass name as argument instead of pass [...] adds 2a6ef2aecf2 [libc] Use cpp::Array instead of cpp::ArrayRef in memory/ut [...] adds ff17da3f75b [InstCombine] Push negation through multiply (PR44234) adds 4948b8b3cf4 [mlir][NFC] Refactor DialectConversion debug logging adds f5a71b49be7 [lldb/Test] Fix substrs order in self.expect for more tests (NFC) adds 8be30215fee [lldb] Move clang-based files out of Symbol adds 81b0becaaee [lldb/Test] Fix substrs order in self.expect for more tests (NFC) adds 9e8bff71d07 DebugInfo: Allow dumping macinfo and macinfo.dwo from the s [...] adds 83a7a4aaad8 [lldb] [test] Skip 128-bit int tests on i386 (no __int128_t) adds f9fa9e1f0e9 [mlir][Linalg] Adding support for linalg_matmul with tensors. adds 42d4a55f227 PR44723: Trigger return type deduction for operator<=>s who [...] adds dce21933589 DebugInfo: Simplify debug-macinfo-split-dwarf.ll adds 6f0229bc71b [mlir][EDSC] NFC - Cleanups to builder-api-test.cpp adds 75c328179e0 [mlir][DialectConversion] Remove invalid NDEBUG wrapper. adds 1463341f4bd [lldb/Test] Fix substrs order in self.expect for the remain [...] adds d02fb002dd6 [lldb/Test] Make substrs argument to self.expect ordered. adds de876adab0c [diagtree] Use a different color for unimplemented GCC diag [...] adds 6f2a4c424e1 Revert "[lldb/Test] Make substrs argument to self.expect ordered." adds deae8ee6916 [clang-doc] Improving Markdown Output adds 24cba3312f6 [RISCV] Implement jump pseudo-instruction adds c0f475f2e3c Revert "[clang-doc] Improving Markdown Output" adds d3bdd51f704 [lldb/Platform] Always print Kernel last adds 83510e144bd [lldb/Test] Fix substr order in TestWatchLocationWithWatchSet.py adds abb0357123f [lldb/Test] Fix more substr ordering issues that only repro [...] adds 64cb77b9469 [scudo][standalone] Change default Android config adds 27684ae66d5 Don't warn about missing declarations for partial template [...] adds e5aaf30cf1a [mlir] Introduce bare ptr calling convention for MemRefs in [...] adds 34547ac9594 NFC. Comments cleanup in DSE::memoryIsNotModifiedBetween adds 8e36d24fca9 [lldb] Remove unused CPPLanguageRuntime dependency adds b4275bcbe49 Move target tests to target subdirectories adds 792d9b57194 DAG: Check if a value is divergent before requiresUniformRegister adds b33e5f3c3e8 DebugInfo: Split DWARF: Hash non-member function child DIEs adds c96eeebca8b [CMake] compiler-rt: Add COMPILER_RT_BUILTINS_ENABLE_PIC adds 338beff4dc7 DwarfDebug.cpp: Fix some indentation adds 009e3e53c1f [lldb/MCDisasm] Simplify predicates in MCDisasmInstance, NFC adds 14135f50a03 [lldb/Value] Avoid reading more data than the host has available adds 14394a42096 [lldb/TypeSystemClang] Use references in a static helper, NFC adds 5b14abf0c1d [libcxx] [test] Update msvc_stdlib_force_include.h. adds 4b606b4af5d Move DenseMapInfo traits to TypeSize.h adds a1daa7d079a Avoid std::tie in TypeSize.h adds b074acb82f7 [Support] Don't modify the current EH context during stack [...] adds aade5fbbfef Fix wrong devirtualization when the final overrider in one [...] adds c28f1faaff4 AMDGPU: Switch some tests to use generated checks adds 98aaed2980d AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result adds c62ffb1b192 [lldb/Reproducers] Include string length in string (de)seri [...] adds 133a31cef61 [gn build] add asan runtime on linux and mac adds fac4bd26c3b [gn build] unbreak mac build after 133a31cef61c adds dc1d43cfa02 [mlir][Linalg] NFC - Cleanup and split input file for round [...] adds 0130b6cb5a8 Don't assume a reference refers to at least sizeof(T) bytes. adds da1973a2414 [ELF][Mips] Drop an unneeded config->relocatable check adds 2637769b9f3 [lldb] Remove LanguageRuntime::GetOverrideExprOptions adds 1acf129bcf9 [Frontend] Delete a redundant check of -pg for setFramePointer() No new revisions were added by this update. Summary of changes: .clang-tidy | 2 + clang-tools-extra/clangd/Hover.cpp | 18 +- clang-tools-extra/clangd/unittests/HoverTests.cpp | 16 + clang/.clang-tidy | 2 + clang/docs/ClangCommandLineReference.rst | 6 + clang/include/clang/AST/DeclCXX.h | 4 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 + clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Driver/Options.td | 3 +- clang/include/clang/Sema/Sema.h | 2 +- clang/include/clang/Sema/SemaConcept.h | 12 +- clang/lib/AST/CXXInheritance.cpp | 2 + clang/lib/AST/DeclCXX.cpp | 50 +- clang/lib/CodeGen/CGCall.cpp | 8 +- clang/lib/CodeGen/CGClass.cpp | 27 +- clang/lib/CodeGen/CGExpr.cpp | 6 +- clang/lib/CodeGen/CodeGenModule.cpp | 7 +- clang/lib/CodeGen/CodeGenModule.h | 11 + clang/lib/Driver/ToolChains/Clang.cpp | 4 + clang/lib/Format/TokenAnnotator.cpp | 7 + clang/lib/Frontend/CompilerInvocation.cpp | 9 +- clang/lib/Parse/ParseDecl.cpp | 11 +- clang/lib/Sema/SemaConcept.cpp | 4 + clang/lib/Sema/SemaDecl.cpp | 1 + clang/lib/Sema/SemaDeclCXX.cpp | 25 + clang/lib/Sema/SemaTemplateDeduction.cpp | 25 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 40 + .../CXX/class/class.compare/class.spaceship/p2.cpp | 33 + .../CXX/temp/temp.constr/temp.constr.normal/p1.cpp | 51 + clang/test/CodeGen/semantic-interposition.c | 14 + clang/test/CodeGen/x86_64-profiling-keep-fp.c | 2 +- clang/test/CodeGenCXX/catch-undef-behavior.cpp | 19 + .../devirtualize-virtual-function-calls-final.cpp | 43 + clang/test/CodeGenCXX/thunks.cpp | 2 +- clang/test/Driver/clang_f_opts.c | 1 + clang/test/Parser/cxx2a-abbreviated-templates.cpp | 41 +- .../SemaCXX/warn-missing-variable-declarations.cpp | 2 + .../SemaTemplate/instantiate-template-argument.cpp | 28 + clang/tools/diagtool/DiagnosticNames.h | 4 +- clang/tools/diagtool/TreeView.cpp | 19 +- clang/unittests/Format/FormatTestCSharp.cpp | 29 + compiler-rt/lib/builtins/CMakeLists.txt | 14 +- .../sanitizer_interceptors_ioctl_netbsd.inc | 6 +- .../sanitizer_platform_limits_netbsd.cpp | 14 + .../lib/scudo/standalone/allocator_config.h | 11 +- compiler-rt/lib/scudo/standalone/primary64.h | 2 +- compiler-rt/lib/scudo/standalone/size_class_map.h | 4 +- compiler-rt/utils/generate_netbsd_ioctls.awk | 2 + libc/test/src/string/memory_utils/utils_test.cpp | 22 +- libcxx/docs/FeatureTestMacroTable.rst | 2 + libcxx/include/array | 41 + libcxx/include/version | 2 + .../array/array.creation/to_array.fail.cpp | 42 + .../array/array.creation/to_array.pass.cpp | 122 ++ .../support.limits.general/array.version.pass.cpp | 20 + .../version.version.pass.cpp | 20 + libcxx/test/support/msvc_stdlib_force_include.h | 3 + .../generate_feature_test_macro_components.py | 6 + libcxx/www/cxx2a_status.html | 2 +- lld/ELF/InputSection.cpp | 2 +- lldb/include/lldb/Target/LanguageRuntime.h | 9 - .../lldb/Utility/ReproducerInstrumentation.h | 15 +- lldb/include/lldb/Utility/SharingPtr.h | 245 ---- .../commands/command/script/TestCommandScript.py | 8 +- .../commands/expression/issue_11588/Test11588.py | 3 +- .../expression/rdar44436068/Test128BitsInteger.py | 2 +- .../frame/recognizer/TestFrameRecognizer.py | 10 +- .../lldbsuite/test/commands/help/TestHelp.py | 2 +- .../commands/platform/basic/TestPlatformCommand.py | 3 +- .../commands/platform/process/TestProcessList.py | 2 +- .../test/commands/settings/TestSettings.py | 37 +- .../commands/target/basic/TestTargetCommand.py | 11 +- .../command/TestWatchpointCommandLLDB.py | 11 +- .../command/TestWatchpointCommandPython.py | 4 +- .../condition/TestWatchpointConditionCmd.py | 2 +- .../TestWatchLocationWithWatchSet.py | 12 +- .../TestHWBreakMultiThread.py | 7 +- .../inlined_breakpoints/TestInlinedBreakpoints.py | 4 +- .../scripted_bkpt/TestScriptedResolver.py | 22 +- .../compactvectors/TestCompactVectors.py | 7 +- .../TestDataFormatterAdv.py | 40 +- .../data-formatter-cpp/TestDataFormatterCpp.py | 9 +- .../data-formatter-objc/TestDataFormatterObjCCF.py | 22 +- .../TestDataFormatterObjCNSContainer.py | 20 +- .../TestDataFormatterObjCNSError.py | 2 +- .../nsstring/TestDataFormatterNSString.py | 2 +- .../TestDataFormatterPythonSynth.py | 99 +- .../libcxx/map/TestDataFormatterLibccMap.py | 142 +- .../multimap/TestDataFormatterLibccMultiMap.py | 149 +- .../multiset/TestDataFormatterLibcxxMultiSet.py | 10 +- .../libcxx/set/TestDataFormatterLibcxxSet.py | 12 +- .../libstdcpp/map/TestDataFormatterStdMap.py | 56 +- .../nssetsynth/TestNSSetSynthetic.py | 24 +- .../data-formatter/poarray/TestPrintObjectArray.py | 7 +- .../synthcapping/TestSyntheticCapping.py | 19 +- .../recursive-inferior/TestRecursiveInferior.py | 4 +- .../functionalities/mtc/simple/TestMTCSimple.py | 8 +- .../multiword-commands/TestMultiWordCommands.py | 4 +- .../test/functionalities/optimized_code/Makefile | 3 + .../TestNoASanExceptionAfterEvalOP_piece.py} | 0 .../test/functionalities/optimized_code/main.cpp | 31 + .../test/lang/c/array_types/TestArrayTypes.py | 6 +- .../lang/c/function_types/TestFunctionTypes.py | 10 +- .../lang/c/global_variables/TestGlobalVariables.py | 13 +- .../test/lang/cpp/char1632_t/TestChar1632T.py | 6 +- .../test/lang/cpp/stl/TestStdCXXDisassembly.py | 11 +- .../test/lang/objc/foundation/TestConstStrings.py | 4 +- .../radar-9691614/TestObjCMethodReturningBOOL.py | 10 +- .../Python/lldbsuite/test/types/AbstractBase.py | 8 +- .../Python/lldbsuite/test/types/TestCharType.py | 8 +- .../lldbsuite/test/types/TestCharTypeExpr.py | 8 +- .../Python/lldbsuite/test/types/TestIntegerType.py | 8 +- .../lldbsuite/test/types/TestIntegerTypeExpr.py | 10 +- .../Python/lldbsuite/test/types/TestShortType.py | 8 +- .../lldbsuite/test/types/TestShortTypeExpr.py | 8 +- lldb/source/API/SystemInitializerFull.cpp | 2 +- lldb/source/Core/ValueObjectVariable.cpp | 21 + .../Plugins/ABI/SysV-ppc64/ABISysV_ppc64.cpp | 2 +- lldb/source/Plugins/ABI/SysV-ppc64/CMakeLists.txt | 1 + lldb/source/Plugins/CMakeLists.txt | 1 + .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 148 +- .../DynamicLoader/MacOSX-DYLD/CMakeLists.txt | 1 + .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 3 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 2 +- .../Clang/ASTResultSynthesizer.cpp | 4 +- .../Plugins/ExpressionParser/Clang/CMakeLists.txt | 8 + .../ExpressionParser/Clang}/ClangASTImporter.cpp | 9 +- .../ExpressionParser/Clang}/ClangASTImporter.h | 3 +- .../ExpressionParser/Clang}/ClangASTMetadata.cpp | 2 +- .../ExpressionParser/Clang}/ClangASTMetadata.h | 0 .../ExpressionParser/Clang/ClangASTSource.cpp | 53 +- .../ExpressionParser/Clang/ClangASTSource.h | 2 +- .../ExpressionParser/Clang/ClangDeclVendor.cpp | 5 +- .../Clang/ClangExpressionDeclMap.cpp | 21 +- .../Clang/ClangExpressionParser.cpp | 11 +- .../Clang/ClangExpressionVariable.h | 4 +- .../Clang}/ClangExternalASTSourceCallbacks.cpp | 4 +- .../Clang}/ClangExternalASTSourceCallbacks.h | 2 +- .../ExpressionParser/Clang/ClangFunctionCaller.cpp | 2 +- .../Clang/ClangModulesDeclVendor.cpp | 2 +- .../Clang/ClangPersistentVariables.cpp | 4 +- .../ExpressionParser/Clang/ClangUserExpression.cpp | 4 +- .../ExpressionParser/Clang}/ClangUtil.cpp | 9 +- .../Plugins/ExpressionParser/Clang}/ClangUtil.h | 4 + .../ExpressionParser/Clang}/CxxModuleHandler.cpp | 4 +- .../ExpressionParser/Clang}/CxxModuleHandler.h | 0 .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 4 +- .../Plugins/Language/CPlusPlus/BlockPointer.cpp | 4 +- .../Plugins/Language/CPlusPlus/CMakeLists.txt | 1 + .../Plugins/Language/CPlusPlus/CxxStringTypes.cpp | 2 +- lldb/source/Plugins/Language/CPlusPlus/LibCxx.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxBitset.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxList.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibCxxMap.cpp | 2 +- .../Language/CPlusPlus/LibCxxUnorderedMap.cpp | 2 +- .../Plugins/Language/CPlusPlus/LibStdcpp.cpp | 2 +- lldb/source/Plugins/Language/ObjC/CF.cpp | 2 +- lldb/source/Plugins/Language/ObjC/CMakeLists.txt | 1 + lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSArray.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSDictionary.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSError.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSException.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSIndexPath.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSSet.cpp | 2 +- lldb/source/Plugins/Language/ObjC/NSString.cpp | 2 +- lldb/source/Plugins/Language/ObjC/ObjCLanguage.cpp | 4 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 1 - .../CPlusPlus/ItaniumABI/CMakeLists.txt | 1 + .../ItaniumABI/ItaniumABILanguageRuntime.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.cpp | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCDeclVendor.h | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 3 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp | 2 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 2 +- .../AppleObjCTrampolineHandler.cpp | 2 +- .../AppleObjCTypeEncodingParser.cpp | 4 +- .../ObjC/AppleObjCRuntime/CMakeLists.txt | 1 + .../LanguageRuntime/ObjC/ObjCLanguageRuntime.cpp | 2 +- .../RenderScriptRuntime/RenderScriptRuntime.h | 8 +- lldb/source/Plugins/Platform/POSIX/CMakeLists.txt | 1 + .../Plugins/Platform/POSIX/PlatformPOSIX.cpp | 2 +- .../source/Plugins/SymbolFile/DWARF/CMakeLists.txt | 1 + .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 35 +- .../Plugins/SymbolFile/DWARF/DWARFASTParserClang.h | 5 +- .../Plugins/SymbolFile/DWARF/DWARFBaseDIE.cpp | 25 - .../source/Plugins/SymbolFile/DWARF/DWARFBaseDIE.h | 6 - lldb/source/Plugins/SymbolFile/DWARF/DWARFDIE.cpp | 33 - lldb/source/Plugins/SymbolFile/DWARF/DWARFDIE.h | 10 - .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 18 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 31 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h | 8 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 129 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 39 +- .../Plugins/SymbolFile/NativePDB/CMakeLists.txt | 1 + .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.cpp | 8 +- .../Plugins/SymbolFile/NativePDB/PdbAstBuilder.h | 2 +- .../SymbolFile/NativePDB/SymbolFileNativePDB.cpp | 4 +- .../SymbolFile/NativePDB/UdtRecordCompleter.cpp | 4 +- .../SymbolFile/NativePDB/UdtRecordCompleter.h | 2 +- lldb/source/Plugins/SymbolFile/PDB/CMakeLists.txt | 1 + .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 6 +- lldb/source/Plugins/SymbolFile/PDB/PDBASTParser.h | 2 +- .../Plugins/SymbolFile/PDB/SymbolFilePDB.cpp | 2 +- .../MacOSX/AppleGetItemInfoHandler.cpp | 3 +- .../MacOSX/AppleGetPendingItemsHandler.cpp | 3 +- .../SystemRuntime/MacOSX/AppleGetQueuesHandler.cpp | 2 +- .../MacOSX/AppleGetThreadItemInfoHandler.cpp | 3 +- .../Plugins/SystemRuntime/MacOSX/CMakeLists.txt | 1 + .../SystemRuntime/MacOSX/SystemRuntimeMacOSX.cpp | 2 +- .../CMakeLists.txt | 0 .../source/Plugins/TypeSystem/Clang/CMakeLists.txt | 20 + .../TypeSystem/Clang}/TypeSystemClang.cpp | 42 +- .../Plugins/TypeSystem/Clang}/TypeSystemClang.h | 0 lldb/source/Symbol/CMakeLists.txt | 15 - lldb/source/Symbol/TypeSystem.cpp | 16 +- lldb/source/Target/Platform.cpp | 6 +- lldb/source/Utility/ReproducerInstrumentation.cpp | 9 +- .../DWARF/DW_OP_piece-smaller-than-struct.s | 110 ++ lldb/tools/lldb-test/SystemInitializerTest.cpp | 2 +- lldb/tools/lldb-test/lldb-test.cpp | 2 +- lldb/unittests/Expression/CMakeLists.txt | 1 + .../Expression/ClangExpressionDeclMapTest.cpp | 4 +- lldb/unittests/Symbol/CMakeLists.txt | 1 + lldb/unittests/Symbol/TestClangASTImporter.cpp | 8 +- lldb/unittests/Symbol/TestLineEntry.cpp | 2 +- lldb/unittests/Symbol/TestTypeSystemClang.cpp | 4 +- lldb/unittests/SymbolFile/DWARF/CMakeLists.txt | 1 + .../SymbolFile/DWARF/SymbolFileDWARFTests.cpp | 4 +- lldb/unittests/SymbolFile/PDB/CMakeLists.txt | 1 + .../SymbolFile/PDB/SymbolFilePDBTests.cpp | 2 +- .../TestingSupport/Symbol/ClangTestUtils.h | 4 +- lldb/unittests/Utility/CMakeLists.txt | 1 + .../Utility/ReproducerInstrumentationTest.cpp | 15 + lldb/unittests/Utility/SharedClusterTest.cpp | 55 + llvm/.clang-tidy | 2 + llvm/include/llvm/ADT/DenseMapInfo.h | 16 - .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 4 +- llvm/include/llvm/CodeGen/MachineSizeOpts.h | 7 + llvm/include/llvm/CodeGen/TailDuplicator.h | 5 +- llvm/include/llvm/CodeGen/TargetLowering.h | 73 +- .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 75 +- llvm/include/llvm/IR/GlobalValue.h | 8 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 44 + llvm/include/llvm/IR/Module.h | 8 +- llvm/include/llvm/Support/TypeSize.h | 21 +- llvm/include/llvm/Transforms/Utils/SizeOpts.h | 9 +- llvm/lib/CodeGen/AsmPrinter/DIEHash.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 25 +- llvm/lib/CodeGen/BranchFolding.cpp | 6 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 66 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 26 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 20 +- llvm/lib/CodeGen/MachineBlockPlacement.cpp | 7 +- llvm/lib/CodeGen/MachineSizeOpts.cpp | 41 + .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 30 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 56 +- llvm/lib/CodeGen/TailDuplication.cpp | 6 +- llvm/lib/CodeGen/TailDuplicator.cpp | 2 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 16 +- llvm/lib/IR/Globals.cpp | 7 + llvm/lib/IR/Module.cpp | 22 +- llvm/lib/IR/Verifier.cpp | 7 + llvm/lib/Support/Windows/Signals.inc | 8 +- llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 21 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 28 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 8 +- llvm/lib/Target/AArch64/AArch64InstrFormats.td | 31 + .../Target/AArch64/AArch64InstructionSelector.cpp | 6 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 17 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 82 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 86 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 23 +- llvm/lib/Target/AMDGPU/AMDGPUCombine.td | 19 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 12 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 44 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 70 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 6 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 41 +- .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 100 ++ llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 9 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 8 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 5 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 12 + llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 2 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 12 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 37 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 16 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 13 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 4 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 32 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 14 +- llvm/lib/Target/ARM/ARMISelLowering.h | 5 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 3 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 5 +- llvm/lib/Target/BPF/BPFISelLowering.h | 5 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 14 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 5 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 37 +- llvm/lib/Target/Mips/MipsISelLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsISelLowering.h | 5 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 7 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 26 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 15 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 36 + .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 19 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 1 + llvm/lib/Target/RISCV/RISCVInstrInfo.td | 18 + llvm/lib/Target/X86/X86CallLowering.cpp | 19 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 29 +- llvm/lib/Target/X86/X86ISelLowering.h | 14 +- .../InstCombine/InstructionCombining.cpp | 9 + .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 10 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 5 + llvm/lib/Transforms/Utils/SizeOpts.cpp | 1 + .../AArch64/GlobalISel/call-translator-cse.ll | 3 +- .../AArch64/GlobalISel/call-translator-ios.ll | 3 +- .../CodeGen/AArch64/GlobalISel/call-translator.ll | 3 +- .../AArch64/GlobalISel/opt-fold-trunc-tbz-tbnz.mir | 35 + .../CodeGen/AArch64/sve2-intrinsics-uniform-dsp.ll | 1489 ++++++++++++++++++-- llvm/test/CodeGen/AArch64/sve2-mla-unpredicated.ll | 590 ++++++++ llvm/test/CodeGen/AMDGPU/GlobalISel/fmax_legacy.ll | 255 ++++ llvm/test/CodeGen/AMDGPU/GlobalISel/fmin_legacy.ll | 384 +++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 12 +- .../inst-select-atomicrmw-add-global.mir | 194 ++- .../GlobalISel/inst-select-load-constant.mir | 10 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 12 +- .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 26 +- .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 188 ++- .../AMDGPU/GlobalISel/regbankselect-and-s1.mir | 25 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 6 +- .../AMDGPU/GlobalISel/regbankselect-brcond.mir | 20 +- .../AMDGPU/GlobalISel/regbankselect-phi-s1.mir | 180 ++- .../AMDGPU/GlobalISel/regbankselect-phi.mir | 180 ++- .../AMDGPU/GlobalISel/regbankselect-sadde.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-select.mir | 28 +- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 30 +- .../AMDGPU/GlobalISel/regbankselect-ssube.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-trunc.mir | 4 +- .../AMDGPU/GlobalISel/regbankselect-uadde.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-usube.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 29 +- llvm/test/CodeGen/AMDGPU/ashr.v2i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/bfe-patterns.ll | 14 +- llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 11 +- llvm/test/CodeGen/AMDGPU/commute-shifts.ll | 2 +- llvm/test/CodeGen/AMDGPU/extract-lowbits.ll | 4 +- llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 68 +- llvm/test/CodeGen/AMDGPU/inline-asm.ll | 7 +- .../CodeGen/AMDGPU/llvm.amdgcn.s.buffer.load.ll | 220 ++- llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll | 14 +- llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 326 +++-- llvm/test/CodeGen/AMDGPU/sext-in-reg.ll | 2 +- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 164 ++- llvm/test/CodeGen/AMDGPU/shift-select.ll | 134 ++ llvm/test/CodeGen/AMDGPU/shl.ll | 14 +- llvm/test/CodeGen/AMDGPU/shl.v2i16.ll | 12 +- .../CodeGen/ARM/GlobalISel/arm-legalize-fp.mir | 12 +- llvm/test/CodeGen/ARM/codesize-ifcvt.mir | 498 +++++++ .../X86/GlobalISel/irtranslator-callingconv.ll | 6 +- llvm/test/CodeGen/X86/avg.ll | 262 ++-- llvm/test/CodeGen/X86/avx512-insert-extract.ll | 2 - llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 24 +- llvm/test/CodeGen/X86/insertelement-ones.ll | 3 - llvm/test/CodeGen/X86/tail-opts.ll | 66 + llvm/test/CodeGen/X86/vec_cast3.ll | 4 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 42 +- llvm/test/DebugInfo/Inputs/fission-hash-local2.ll | 29 + .../DebugInfo/X86/debug-macinfo-split-dwarf.ll | 26 +- llvm/test/DebugInfo/X86/fission-hash-local.ll | 47 + llvm/test/DebugInfo/X86/sret.ll | 12 +- llvm/test/MC/RISCV/pseudo-jump-invalid.s | 5 + llvm/test/MC/RISCV/pseudo-jump.s | 28 + .../Transforms/EarlyCSE/{ => AMDGPU}/intrinsics.ll | 0 .../EarlyCSE/PowerPC}/lit.local.cfg | 0 .../Transforms/EarlyCSE/{ => PowerPC}/read-reg.ll | 0 .../EarlyCSE}/X86/lit.local.cfg | 0 .../EarlyCSE/{ => X86}/preserve_memoryssa.ll | 0 .../Inline/inline-semantic-interposition.ll | 26 + llvm/test/Transforms/InstCombine/mul.ll | 7 +- llvm/test/Transforms/InstCombine/sub.ll | 18 +- .../Transforms/SLPVectorizer/X86/horizontal.ll | 52 +- .../Transforms/SLPVectorizer/X86/remark_horcost.ll | 4 +- .../Transforms/SLPVectorizer/X86/scheduling.ll | 4 +- .../module-flags-semantic-interposition.ll | 12 + llvm/test/tools/llvm-dwarfdump/X86/brief.s | 4 - .../test/tools/llvm-objdump/ARM/unknown-instr.test | 28 + .../llvm-readobj/ELF/broken-dynamic-reloc.test | 99 ++ .../ELF/dynamic-reloc-no-section-headers.test | 69 + llvm/tools/llvm-objdump/llvm-objdump.cpp | 8 + llvm/tools/llvm-readobj/ELFDumper.cpp | 36 +- llvm/tools/yaml2obj/yaml2obj.cpp | 6 +- llvm/unittests/IR/ModuleTest.cpp | 2 +- llvm/utils/gn/secondary/compiler-rt/lib/BUILD.gn | 1 + .../gn/secondary/compiler-rt/lib/asan/BUILD.gn | 203 +++ .../gn/secondary/compiler-rt/lib/lsan/BUILD.gn | 42 + .../mlir/Conversion/LinalgToSPIRV/LinalgToSPIRV.h | 29 + .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.h | 25 + .../StandardToLLVM/ConvertStandardToLLVM.h | 35 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 17 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 21 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 5 + mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 6 + mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 20 + mlir/include/mlir/Dialect/SPIRV/SPIRVAtomicOps.td | 11 + .../mlir/Dialect/SPIRV/SPIRVControlFlowOps.td | 14 +- mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h | 12 + mlir/include/mlir/Dialect/SPIRV/TargetAndABI.h | 6 + mlir/include/mlir/EDSC/Intrinsics.h | 1 + mlir/lib/Conversion/CMakeLists.txt | 1 + mlir/lib/Conversion/LinalgToSPIRV/CMakeLists.txt | 16 + .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 210 +++ .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 51 + mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 4 +- mlir/lib/Conversion/StandardToLLVM/CMakeLists.txt | 2 - .../StandardToLLVM/ConvertStandardToLLVM.cpp | 241 +++- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 56 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 2 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 43 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 26 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 28 + mlir/lib/Dialect/SPIRV/SPIRVLowering.cpp | 35 + mlir/lib/Dialect/SPIRV/SPIRVOps.cpp | 34 +- mlir/lib/Dialect/SPIRV/TargetAndABI.cpp | 14 + mlir/lib/Transforms/DialectConversion.cpp | 143 +- .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 162 +++ .../LoopsToGPU/no_blocks_no_threads.mlir | 34 + ...ef-ops.mlir => convert-dynamic-memref-ops.mlir} | 173 +-- .../StandardToLLVM/convert-static-memref-ops.mlir | 322 +++++ .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 156 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 328 ++++- mlir/test/Dialect/Linalg/tile.mlir | 166 ++- mlir/test/Dialect/Linalg/tile_conv.mlir | 11 +- mlir/test/EDSC/builder-api-test.cpp | 205 ++- mlir/test/mlir-cpu-runner/bare_ptr_call_conv.mlir | 183 +++ mlir/tools/mlir-opt/CMakeLists.txt | 1 + 441 files changed, 10794 insertions(+), 3438 deletions(-) create mode 100644 clang/test/CodeGen/semantic-interposition.c create mode 100644 clang/test/SemaTemplate/instantiate-template-argument.cpp create mode 100644 libcxx/test/std/containers/sequences/array/array.creation/to_ar [...] create mode 100644 libcxx/test/std/containers/sequences/array/array.creation/to_ar [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/optimized_c [...] copy lldb/packages/Python/lldbsuite/test/{commands/expression/deleting-implicit-co [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/optimized_c [...] rename lldb/source/{Symbol => Plugins/ExpressionParser/Clang}/ClangASTImporter.cpp (99%) rename lldb/{include/lldb/Symbol => source/Plugins/ExpressionParser/Clang}/ClangAS [...] rename lldb/source/{Symbol => Plugins/ExpressionParser/Clang}/ClangASTMetadata.cpp (93%) rename lldb/{include/lldb/Symbol => source/Plugins/ExpressionParser/Clang}/ClangAS [...] rename lldb/source/{Symbol => Plugins/ExpressionParser/Clang}/ClangExternalASTSour [...] rename lldb/{include/lldb/Symbol => source/Plugins/ExpressionParser/Clang}/ClangEx [...] rename lldb/source/{Symbol => Plugins/ExpressionParser/Clang}/ClangUtil.cpp (88%) rename lldb/{include/lldb/Symbol => source/Plugins/ExpressionParser/Clang}/ClangUt [...] rename lldb/source/{Symbol => Plugins/ExpressionParser/Clang}/CxxModuleHandler.cpp (98%) rename lldb/{include/lldb/Symbol => source/Plugins/ExpressionParser/Clang}/CxxModu [...] copy lldb/source/Plugins/{ExpressionParser => TypeSystem}/CMakeLists.txt (100%) create mode 100644 lldb/source/Plugins/TypeSystem/Clang/CMakeLists.txt rename lldb/source/{Symbol => Plugins/TypeSystem/Clang}/TypeSystemClang.cpp (99%) rename lldb/{include/lldb/Symbol => source/Plugins/TypeSystem/Clang}/TypeSystemCla [...] create mode 100644 lldb/test/Shell/SymbolFile/DWARF/DW_OP_piece-smaller-than-struct.s create mode 100644 lldb/unittests/Utility/SharedClusterTest.cpp create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/opt-fold-trunc-tbz-tbnz.mir create mode 100644 llvm/test/CodeGen/AArch64/sve2-mla-unpredicated.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fmax_legacy.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fmin_legacy.ll create mode 100644 llvm/test/CodeGen/AMDGPU/shift-select.ll create mode 100644 llvm/test/CodeGen/ARM/codesize-ifcvt.mir create mode 100644 llvm/test/DebugInfo/Inputs/fission-hash-local2.ll create mode 100644 llvm/test/DebugInfo/X86/fission-hash-local.ll create mode 100644 llvm/test/MC/RISCV/pseudo-jump-invalid.s create mode 100644 llvm/test/MC/RISCV/pseudo-jump.s rename llvm/test/Transforms/EarlyCSE/{ => AMDGPU}/intrinsics.ll (100%) copy llvm/test/{Analysis/CostModel/X86 => Transforms/EarlyCSE/PowerPC}/lit.local.c [...] rename llvm/test/Transforms/EarlyCSE/{ => PowerPC}/read-reg.ll (100%) copy llvm/test/{Analysis/CostModel => Transforms/EarlyCSE}/X86/lit.local.cfg (100%) rename llvm/test/Transforms/EarlyCSE/{ => X86}/preserve_memoryssa.ll (100%) create mode 100644 llvm/test/Transforms/Inline/inline-semantic-interposition.ll create mode 100644 llvm/test/Verifier/module-flags-semantic-interposition.ll create mode 100644 llvm/test/tools/llvm-objdump/ARM/unknown-instr.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/dynamic-reloc-no-section-headers.test create mode 100644 llvm/utils/gn/secondary/compiler-rt/lib/asan/BUILD.gn create mode 100644 llvm/utils/gn/secondary/compiler-rt/lib/lsan/BUILD.gn create mode 100644 mlir/include/mlir/Conversion/LinalgToSPIRV/LinalgToSPIRV.h create mode 100644 mlir/include/mlir/Conversion/LinalgToSPIRV/LinalgToSPIRVPass.h create mode 100644 mlir/lib/Conversion/LinalgToSPIRV/CMakeLists.txt create mode 100644 mlir/lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp create mode 100644 mlir/lib/Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp create mode 100644 mlir/test/Conversion/LinalgToSPIRV/linalg-to-spirv.mlir create mode 100644 mlir/test/Conversion/LoopsToGPU/no_blocks_no_threads.mlir rename mlir/test/Conversion/StandardToLLVM/{convert-memref-ops.mlir => convert-dyn [...] create mode 100644 mlir/test/Conversion/StandardToLLVM/convert-static-memref-ops.mlir create mode 100644 mlir/test/mlir-cpu-runner/bare_ptr_call_conv.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (32193537 -> 0436a3ec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 32193537 0: update: llvm-linux: all new 0436a3ec 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (32193537) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 102 +- 02-build_llvm/console.log | 12693 ++++++++++++++++++----------------- 03-build_linux/console.log | 690 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 16 +- console.log | 13526 +++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 8 files changed, 13536 insertions(+), 13513 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (7cdefde351b6 -> 32ee7492f104)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/linux. from 7cdefde351b6 Linux 4.19.100 new c6e285ff34f5 orinoco_usb: fix interface sanity check new f7182f3abfcc rsi_91x_usb: fix interface sanity check new 8896e2ef71d8 usb: dwc3: pci: add ID for the Intel Comet Lake -V variant new 8c3aa49b5328 USB: serial: ir-usb: add missing endpoint sanity check new dae15f08eb38 USB: serial: ir-usb: fix link-speed handling new b271314b3ce1 USB: serial: ir-usb: fix IrLAP framing new 26962313b0ad usb: dwc3: turn off VBUS when leaving host mode new 9dab6bbc9462 staging: most: net: fix buffer overflow new eb8082490941 staging: wlan-ng: ensure error return is actually returned new 0d3f43117567 staging: vt6656: correct packet types for CTS protect, mode. new 2ca682e4bf76 staging: vt6656: use NULLFUCTION stack on mac80211 new b9b897d1d674 staging: vt6656: Fix false Tx excessive retries reporting. new ad7a72e81801 serial: 8250_bcm2835aux: Fix line mismatch on driver unbind new b7d002c50902 component: do not dereference opaque pointer in debugfs new 56bcce9f85ce mei: me: add comet point (lake) H device ids new 3c1f01628a85 iio: st_gyro: Correct data for LSM9DS0 gyro new 9d9fb93084fa crypto: chelsio - fix writing tfm flags to wrong place new f93743a333ea cifs: Fix memory allocation in __smb2_handle_cancelled_cmd() new c477154f17a2 ath9k: fix storage endpoint lookup new 64f4dd1a9db2 brcmfmac: fix interface sanity check new 57d472c65629 rtl8xxxu: fix interface sanity check new 28e017af2ad7 zd1211rw: fix storage endpoint lookup new 979f93f1e147 net_sched: ematch: reject invalid TCF_EM_SIMPLE new 9f7a32834b62 net_sched: fix ops->bind_class() implementations new 4ea66250caf0 HID: multitouch: Add LG MELF0410 I2C touchscreen support new a520839cc6a8 arc: eznps: fix allmodconfig kconfig warning new 76801819d5d8 HID: Add quirk for Xin-Mo Dual Controller new 9e91b7c54ad7 HID: ite: Add USB id match for Acer SW5-012 keyboard dock new 1bc5791675a1 HID: Add quirk for incorrect input length on Lenovo Y720 new 7be469aa4379 drivers/hid/hid-multitouch.c: fix a possible null pointer access. new 342c20044296 phy: qcom-qmp: Increase PHY ready timeout new e0fcfcda809c phy: cpcap-usb: Prevent USB line glitches from waking up modem new 278186830723 watchdog: max77620_wdt: fix potential build errors new 4958414a6da9 watchdog: rn5t618_wdt: fix module aliases new 6fb12237c51e spi: spi-dw: Add lock protect dw_spi rx/tx to prevent conc [...] new 6079715f2cc2 drivers/net/b44: Change to non-atomic bit operations on pwol_mask new 94c9249dc8d7 net: wan: sdla: Fix cast from pointer to integer of differ [...] new 4fce6b14f29d gpio: max77620: Add missing dependency on GPIOLIB_IRQCHIP new 284cd2ab3c35 atm: eni: fix uninitialized variable warning new e8d49deb45fe HID: steam: Fix input device disappearing new c630c3f4164a platform/x86: dell-laptop: disable kbd backlight on Inspiron 10xx new 3b30fd1dde59 PCI: Add DMA alias quirk for Intel VCA NTB new 64f79f17243e iommu/amd: Support multiple PCI DMA aliases in IRQ Remapping new b6a1dbca82dc ARM: OMAP2+: SmartReflex: add omap_sr_pdata definition new f0a31232b38f usb-storage: Disable UAS on JMicron SATA enclosure new 6c11530ea420 sched/fair: Add tmp_alone_branch assertion new 2d935df7b2d5 sched/fair: Fix insertion in rq->leaf_cfs_rq_list new 1b6b63717849 rsi: fix use-after-free on probe errors new 71b815b0cc40 rsi: fix memory leak on failed URB submission new 5c1187d16895 rsi: fix non-atomic allocation in completion handler new 6b544caa07e5 crypto: af_alg - Use bh_lock_sock in sk_destruct new b84d75064f42 random: try to actively add entropy rather than passively [...] new b0be61a5a59e block: cleanup __blkdev_issue_discard() new f387897cf5b8 block: fix 32 bit overflow in __blkdev_issue_discard() new e4143b60ae6b KVM: arm64: Write arch.mdcr_el2 changes since last vcpu_lo [...] new 32ee7492f104 Linux 4.19.101 The 56 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Makefile | 2 +- arch/arc/plat-eznps/Kconfig | 2 +- arch/arm64/kvm/debug.c | 6 +- block/blk-lib.c | 23 +--- crypto/af_alg.c | 6 +- drivers/atm/eni.c | 4 +- drivers/base/component.c | 8 +- drivers/char/random.c | 62 ++++++++- drivers/crypto/chelsio/chcr_algo.c | 16 +-- drivers/gpio/Kconfig | 1 + drivers/hid/hid-ids.h | 3 + drivers/hid/hid-ite.c | 3 + drivers/hid/hid-multitouch.c | 5 +- drivers/hid/hid-quirks.c | 1 + drivers/hid/hid-steam.c | 4 + drivers/hid/i2c-hid/i2c-hid-core.c | 16 ++- drivers/iio/gyro/st_gyro_core.c | 75 +++++++++- drivers/iommu/amd_iommu.c | 37 ++++- drivers/misc/mei/hw-me-regs.h | 4 + drivers/misc/mei/pci-me.c | 2 + drivers/net/ethernet/broadcom/b44.c | 9 +- drivers/net/wan/sdla.c | 2 +- drivers/net/wireless/ath/ath9k/hif_usb.c | 2 +- .../net/wireless/broadcom/brcm80211/brcmfmac/usb.c | 4 +- .../net/wireless/intersil/orinoco/orinoco_usb.c | 4 +- .../net/wireless/realtek/rtl8xxxu/rtl8xxxu_core.c | 2 +- drivers/net/wireless/rsi/rsi_91x_hal.c | 12 +- drivers/net/wireless/rsi/rsi_91x_usb.c | 19 +-- drivers/net/wireless/zydas/zd1211rw/zd_usb.c | 2 +- drivers/pci/quirks.c | 34 +++++ drivers/phy/motorola/phy-cpcap-usb.c | 18 ++- drivers/phy/qualcomm/phy-qcom-qmp.c | 2 +- drivers/platform/x86/dell-laptop.c | 26 ++++ drivers/spi/spi-dw.c | 15 +- drivers/spi/spi-dw.h | 1 + drivers/staging/most/net/net.c | 10 ++ drivers/staging/vt6656/device.h | 2 + drivers/staging/vt6656/int.c | 6 +- drivers/staging/vt6656/main_usb.c | 1 + drivers/staging/vt6656/rxtx.c | 26 ++-- drivers/staging/wlan-ng/prism2mgmt.c | 2 +- drivers/tty/serial/8250/8250_bcm2835aux.c | 2 +- drivers/usb/dwc3/core.c | 3 + drivers/usb/dwc3/dwc3-pci.c | 4 + drivers/usb/serial/ir-usb.c | 136 +++++++++++++----- drivers/usb/storage/unusual_uas.h | 7 +- drivers/watchdog/Kconfig | 1 + drivers/watchdog/rn5t618_wdt.c | 1 + fs/cifs/smb2misc.c | 2 +- include/linux/power/smartreflex.h | 3 + include/linux/usb/irda.h | 13 +- include/net/pkt_cls.h | 33 +++-- include/net/sch_generic.h | 3 +- kernel/sched/fair.c | 153 +++++++++++++-------- net/sched/cls_basic.c | 11 +- net/sched/cls_bpf.c | 11 +- net/sched/cls_flower.c | 11 +- net/sched/cls_fw.c | 11 +- net/sched/cls_matchall.c | 11 +- net/sched/cls_route.c | 11 +- net/sched/cls_rsvp.h | 11 +- net/sched/cls_tcindex.c | 11 +- net/sched/cls_u32.c | 11 +- net/sched/ematch.c | 3 + net/sched/sch_api.c | 6 +- 65 files changed, 709 insertions(+), 239 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (42f36563ef6 -> add31061ec2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/gcc. from 42f36563ef6 analyzer: add extrinsic_state::dump adds 95607c12363 Zero-initialise masked load destinations adds 45eb3e4944b analyzer: further fixes for comparisons between uncomparabl [...] adds 182ce042e73 calls.c: refactor special_function_p for use by analyzer (v2) adds c63ae7f0b8b Fix fast-math-pr55281.c ICE adds e60b1e23626 middle-end: Fix logical shift truncation (PR rtl-optimizati [...] adds 6a97d9eae45 [Fortran] Disable front-end optimization for OpenACC atomic [...] adds 5a28e2727f7 [amdgcn] Scale number of threads/workers with VGPR usage adds 828573a5735 Fix TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL handling. adds b92709388b9 Fix conditional add LRA failure for amdgcn adds 6e5a196399d libstdc++: Always return a sentinel<I> from __gnu_test::tes [...] adds 2171a9207f5 aarch64: Fix SVE PCS failures for BE & ILP32 adds 3669677425f aarch64: Add Armv8.6 SVE matrix multiply support adds 02fcd8ac408 aarch64: Add svbfloat16_t support to arm_sve.h adds 896dff99e18 aarch64: Add Armv8.6 SVE bfloat16 support adds 5910b14503d testsuite: Fix up pr91838.C test [PR91838] adds 455f58ec504 analyzer: fix ICE with pointers between stack frames (PR 93438) adds f1c807e887d analyzer: fix ICE getting void return value (PR 93379) adds 2a07345c4f8 Fix for PR 91333 - suboptimal register allocation for i [...] adds 09bea5845a5 analyzer: fix ICE handling void-type (PR 93373) adds 6775172431a analyzer: fix ICE with 'const void *' (PR 93457) adds d2b9548f38c c++: Reduce memory consumption for large static arrays. adds e98ebda074b c++: Reduce memory consumption for arrays of non-aggregate type. adds 00a49cd840f c++: Fix sizeof VLA lambda capture. adds d1a80303866 Daily bump. adds 20fa702b32c Fixes after recent configure changes relating to static libraries adds 2d33dcfe9f0 nios2: Support for GOT-relative DW_EH_PE_datarel encoding. new add31061ec2 fortran: Fix up TYPE_ARG_TYPES of procs with scalar VALUE o [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: config/ChangeLog | 4 + config/lib-link.m4 | 2 +- gcc/ChangeLog | 244 +++++++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 51 +++ gcc/analyzer/analyzer.cc | 10 +- gcc/analyzer/constraint-manager.cc | 4 +- gcc/analyzer/function-set.cc | 2 + gcc/analyzer/region-model.cc | 136 +++++-- gcc/calls.c | 14 +- gcc/config.in | 6 + gcc/config/aarch64/aarch64-c.c | 7 +- gcc/config/aarch64/aarch64-modes.def | 13 +- gcc/config/aarch64/aarch64-option-extensions.def | 40 +- gcc/config/aarch64/aarch64-sve-builtins-base.cc | 90 ++++- gcc/config/aarch64/aarch64-sve-builtins-base.def | 75 +++- gcc/config/aarch64/aarch64-sve-builtins-base.h | 20 + gcc/config/aarch64/aarch64-sve-builtins-shapes.cc | 285 ++++++++++++- gcc/config/aarch64/aarch64-sve-builtins-shapes.h | 10 + gcc/config/aarch64/aarch64-sve-builtins-sve2.cc | 1 - gcc/config/aarch64/aarch64-sve-builtins-sve2.def | 6 +- gcc/config/aarch64/aarch64-sve-builtins-sve2.h | 1 - gcc/config/aarch64/aarch64-sve-builtins.cc | 49 ++- gcc/config/aarch64/aarch64-sve-builtins.def | 2 + gcc/config/aarch64/aarch64-sve-builtins.h | 1 + gcc/config/aarch64/aarch64-sve.md | 214 +++++++++- gcc/config/aarch64/aarch64-sve2.md | 14 +- gcc/config/aarch64/aarch64.c | 8 +- gcc/config/aarch64/aarch64.h | 15 +- gcc/config/aarch64/arm_sve.h | 1 + gcc/config/aarch64/iterators.md | 116 +++++- gcc/config/gcn/gcn-valu.md | 67 ++- gcc/config/gcn/gcn.c | 14 +- gcc/config/gcn/mkoffload.c | 67 ++- gcc/config/i386/i386.md | 65 ++- gcc/config/i386/mmx.md | 6 +- gcc/config/i386/sse.md | 88 ++-- gcc/config/i386/x86-tune.def | 8 +- gcc/config/nios2/nios2.h | 40 +- gcc/configure | 66 ++- gcc/configure.ac | 11 + gcc/cp/ChangeLog | 17 + gcc/cp/decl.c | 50 ++- gcc/cp/parser.c | 18 + gcc/cp/semantics.c | 11 +- gcc/doc/invoke.texi | 4 + gcc/fortran/ChangeLog | 24 +- gcc/fortran/frontend-passes.c | 1 + gcc/fortran/trans-decl.c | 6 +- gcc/fortran/trans-types.c | 10 + gcc/ira-color.c | 10 +- gcc/simplify-rtx.c | 18 +- gcc/testsuite/ChangeLog | 448 +++++++++++++++++++++ gcc/testsuite/g++.dg/cpp0x/lambda/lambda-vla5.C | 13 + gcc/testsuite/g++.dg/opt/pr91838.C | 11 + .../aarch64/sve/acle/general-c++/mangle_1.C | 2 + .../aarch64/sve/acle/general-c++/mangle_2.C | 2 + gcc/testsuite/g++.target/nios2/hello-pie.C | 14 + gcc/testsuite/g++.target/nios2/nios2.exp | 34 ++ gcc/testsuite/gcc.dg/analyzer/pr93457.c | 10 + gcc/testsuite/gcc.dg/analyzer/torture/pr93373.c | 3 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c | 11 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c | 2 + gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c | 26 ++ gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c | 13 + .../gcc.target/aarch64/pragma_cpp_predefs_2.c | 109 ++++- .../gcc.target/aarch64/sve/acle/asm/bfdot_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfdot_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfmlalb_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfmlalt_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/clasta_bf16.c | 52 +++ .../gcc.target/aarch64/sve/acle/asm/clastb_bf16.c | 52 +++ .../gcc.target/aarch64/sve/acle/asm/cnt_bf16.c | 52 +++ .../gcc.target/aarch64/sve/acle/asm/create2_1.c | 10 + .../gcc.target/aarch64/sve/acle/asm/create3_1.c | 11 + .../gcc.target/aarch64/sve/acle/asm/create4_1.c | 12 + .../gcc.target/aarch64/sve/acle/asm/cvt_bf16.c | 96 +++++ .../gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c | 90 +++++ .../gcc.target/aarch64/sve/acle/asm/dup_bf16.c | 41 ++ .../aarch64/sve/acle/asm/dup_lane_bf16.c | 108 +++++ .../aarch64/sve/acle/asm/dupq_lane_bf16.c | 48 +++ .../gcc.target/aarch64/sve/acle/asm/ext_bf16.c | 73 ++++ .../gcc.target/aarch64/sve/acle/asm/get2_bf16.c | 55 +++ .../gcc.target/aarch64/sve/acle/asm/get3_bf16.c | 108 +++++ .../gcc.target/aarch64/sve/acle/asm/get4_bf16.c | 179 ++++++++ .../gcc.target/aarch64/sve/acle/asm/insr_bf16.c | 22 + .../gcc.target/aarch64/sve/acle/asm/lasta_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/lastb_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/ld1_bf16.c | 158 ++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c | 120 ++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c | 137 +++++++ .../gcc.target/aarch64/sve/acle/asm/ld2_bf16.c | 200 +++++++++ .../gcc.target/aarch64/sve/acle/asm/ld3_bf16.c | 242 +++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld4_bf16.c | 286 +++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c | 154 +++++++ .../gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c | 158 ++++++++ .../gcc.target/aarch64/sve/acle/asm/len_bf16.c | 12 + .../gcc.target/aarch64/sve/acle/asm/mmla_f32.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/mmla_f64.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/mmla_s32.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/mmla_u32.c | 46 +++ .../aarch64/sve/acle/asm/reinterpret_bf16.c | 207 ++++++++++ .../aarch64/sve/acle/asm/reinterpret_f16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s8.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u8.c | 17 + .../gcc.target/aarch64/sve/acle/asm/rev_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/sel_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/set2_bf16.c | 41 ++ .../gcc.target/aarch64/sve/acle/asm/set3_bf16.c | 63 +++ .../gcc.target/aarch64/sve/acle/asm/set4_bf16.c | 87 ++++ .../gcc.target/aarch64/sve/acle/asm/splice_bf16.c | 33 ++ .../gcc.target/aarch64/sve/acle/asm/st1_bf16.c | 158 ++++++++ .../gcc.target/aarch64/sve/acle/asm/st2_bf16.c | 200 +++++++++ .../gcc.target/aarch64/sve/acle/asm/st3_bf16.c | 242 +++++++++++ .../gcc.target/aarch64/sve/acle/asm/st4_bf16.c | 286 +++++++++++++ .../gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c | 158 ++++++++ .../aarch64/sve/acle/asm/sudot_lane_s32.c | 97 +++++ .../gcc.target/aarch64/sve/acle/asm/sudot_s32.c | 45 +++ .../gcc.target/aarch64/sve/acle/asm/tbl_bf16.c | 30 ++ .../aarch64/sve/acle/asm/test_sve_acle.h | 49 +++ .../gcc.target/aarch64/sve/acle/asm/trn1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/undef2_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef3_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef4_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef_1.c | 7 + .../aarch64/sve/acle/asm/usdot_lane_s32.c | 97 +++++ .../gcc.target/aarch64/sve/acle/asm/usdot_s32.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/usmmla_s32.c | 46 +++ .../gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/general-c/mmla_1.c | 58 +++ .../gcc.target/aarch64/sve/acle/general-c/mmla_2.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_3.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_4.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_5.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_6.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_7.c | 10 + .../sve/acle/general-c/ternary_bfloat16_1.c | 24 ++ .../sve/acle/general-c/ternary_bfloat16_lane_1.c | 30 ++ .../sve/acle/general-c/ternary_bfloat16_lanex2_1.c | 30 ++ .../sve/acle/general-c/ternary_bfloat16_opt_n_1.c | 24 ++ .../sve/acle/general-c/ternary_intq_uintq_lane_1.c | 32 ++ .../acle/general-c/ternary_intq_uintq_opt_n_1.c | 37 ++ .../sve/acle/general-c/ternary_uintq_intq_1.c | 37 ++ .../sve/acle/general-c/ternary_uintq_intq_lane_1.c | 32 ++ .../acle/general-c/ternary_uintq_intq_opt_n_1.c | 37 ++ .../gcc.target/aarch64/sve/pcs/annotate_1.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_2.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_3.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_4.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_5.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_6.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_7.c | 8 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_2.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_3.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_4.c | 2 +- .../sve/pcs/{args_5_be_u16.c => args_5_be_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u8.c | 2 +- .../sve/pcs/{args_5_le_f16.c => args_5_le_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u8.c | 2 +- .../sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u8.c | 2 +- .../sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_7.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_9.c | 2 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_1.c | 12 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_2.c | 10 +- .../gcc.target/aarch64/sve/pcs/return_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_1024.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_128.c | 4 +- .../gcc.target/aarch64/sve/pcs/return_1_2048.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_256.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_512.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_2.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_4.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_6.c | 16 +- .../gcc.target/aarch64/sve/pcs/return_6_1024.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_128.c | 23 +- .../gcc.target/aarch64/sve/pcs/return_6_2048.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_256.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_512.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_7.c | 28 ++ .../gcc.target/aarch64/sve/pcs/return_8.c | 29 ++ .../gcc.target/aarch64/sve/pcs/return_9.c | 33 ++ .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/saves_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 2 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_128.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c | 30 ++ .../gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c | 37 ++ .../aarch64/sve2/acle/asm/whilerw_bf16.c | 50 +++ .../aarch64/sve2/acle/asm/whilewr_bf16.c | 50 +++ gcc/testsuite/gcc.target/i386/pr91333.c | 14 + gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 | 17 + gcc/testsuite/lib/target-supports.exp | 2 +- gcc/tree-ssa-loop-ivopts.c | 11 +- gcc/tree.h | 25 ++ intl/ChangeLog | 4 + intl/configure | 58 ++- libcpp/ChangeLog | 4 + libcpp/configure | 2 +- libgcc/ChangeLog | 9 + libgcc/config.host | 3 +- libgcc/config/nios2/elf-lib.h | 24 ++ libgcc/unwind-dw2-fde-dip.c | 2 +- libgomp/ChangeLog | 10 + libgomp/plugin/plugin-gcn.c | 23 ++ libstdc++-v3/ChangeLog | 13 + libstdc++-v3/configure | 2 +- .../24_iterators/range_operations/distance.cc | 30 +- .../24_iterators/range_operations/next.cc | 58 +-- .../24_iterators/range_operations/prev.cc | 50 +-- libstdc++-v3/testsuite/util/testsuite_iterators.h | 5 +- 382 files changed, 11944 insertions(+), 601 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-vla5.C create mode 100644 gcc/testsuite/g++.dg/opt/pr91838.C create mode 100644 gcc/testsuite/g++.target/nios2/hello-pie.C create mode 100644 gcc/testsuite/g++.target/nios2/nios2.exp create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93457.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93373.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dupq_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ext_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/insr_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/len_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/reinterpret_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/rev_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sel_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/splice_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/tbl_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usmmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_be_u16.c => args_5_be_bf16.c} (83%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_le_f16.c => args_5_le_bf16.c} (82%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} (72%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} (71%) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilerw_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilewr_bf16.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91333.c create mode 100644 gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 create mode 100644 libgcc/config/nios2/elf-lib.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (42330a681a -> aa66aac47b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/binutils-gdb. from 42330a681a gdb/tui: Disassembler scrolling of very small programs adds fd9faca826 Fix ravenscar-thread.c for multi-target adds c3036ed063 aarch64: Fix MOVPRFX markup for bf16 conversions adds 825bd36cea x86: drop unused EXVexWdq / vex_w_dq_mode adds 4102be5cf9 x86: replace EXxmm_mdq by EXVexWdqScalar adds 53943f32cc Updated translations for some of the binutils sub-directories adds 90e9955aef [ARM]: Add support for vldmia/vldmdb/vstmia/vstmdb instructi [...] adds d26cc8a9d6 Fix compile time build problem building the s390 assembler. adds 9216914510 arm: PR gas/25472 Enable DSP instructions with +mve adds d465d69579 Add missing ChangeLog for last patch adds 95441c43cc nios2: recognize %gotoff relocation in assembler adds e7cbe0c4a4 nios2: Add BFD support for GOT-relative DW_EH_PE_datarel encodings adds 195a8287c1 [gdb/testsuite] Fix typo in gdb.server/server-kill-python.exp adds 0ae34fc20a Automatic date update in version.in adds aa66aac47b gdb: Do not print empty-group regs when printing general ones No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 5 + bfd/elf-eh-frame.c | 1 + bfd/version.h | 2 +- binutils/ChangeLog | 4 + binutils/po/sv.po | 3994 +++++++------ gas/ChangeLog | 45 + gas/config/tc-arm.c | 24 +- gas/config/tc-nios2.c | 40 +- gas/config/tc-s390.c | 2 +- gas/po/fr.po | 6915 ++++++++++++---------- gas/po/ru.po | 6918 +++++++++++++---------- gas/testsuite/gas/aarch64/sve-bfloat-movprfx.d | 2 +- gas/testsuite/gas/aarch64/sve-bfloat-movprfx.s | 2 +- gas/testsuite/gas/aarch64/sve-movprfx_28.d | 31 + gas/testsuite/gas/aarch64/sve-movprfx_28.l | 8 + gas/testsuite/gas/aarch64/sve-movprfx_28.s | 45 + gas/testsuite/gas/arm/mve-ldst.d | 43 + gas/testsuite/gas/arm/mve-ldst.s | 13 + gas/testsuite/gas/arm/mve_dsp.d | 140 + gdb/ChangeLog | 10 + gdb/ravenscar-thread.c | 3 +- gdb/target-descriptions.c | 13 +- gdb/testsuite/ChangeLog | 4 + gdb/testsuite/gdb.server/server-kill-python.exp | 2 +- opcodes/ChangeLog | 20 + opcodes/aarch64-tbl.h | 4 +- opcodes/i386-dis-evex-prefix.h | 40 +- opcodes/i386-dis.c | 18 +- 28 files changed, 10426 insertions(+), 7922 deletions(-) create mode 100644 gas/testsuite/gas/aarch64/sve-movprfx_28.d create mode 100644 gas/testsuite/gas/aarch64/sve-movprfx_28.l create mode 100644 gas/testsuite/gas/aarch64/sve-movprfx_28.s create mode 100644 gas/testsuite/gas/arm/mve-ldst.d create mode 100644 gas/testsuite/gas/arm/mve-ldst.s create mode 100644 gas/testsuite/gas/arm/mve_dsp.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (325d4714 -> 5a613b3c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/base-artifacts. discards 325d4714 0: update: binutils-gcc-linux: boot new 5a613b3c 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (325d4714) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11779 +++++++------- 04-build_abe-stage1/console.log | 15806 +++++++++--------- 05-build_linux/console.log | 2866 ++-- 06-boot_linux/console.log | 404 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 31533 ++++++++++++++++++------------------ jenkins/manifest.sh | 18 +- 10 files changed, 31563 insertions(+), 31521 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2020