Tcwg-commits February 2020

tcwg-commits@lists.linaro.org

5 participants
12772 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (c4b4c0c47c9 -> a43bf807886)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from c4b4c0c47c9 [mlir] Expand shape functions in ShapeInference doc adds ecd2aaee064 [DebugInfo] Merge DebugInfoFinder::{processDeclare,processV [...] adds ba3a1774a90 [Transforms] Simplify with make_early_inc_range adds d50e188a072 Revert "[ARM][MVE] VPT Blocks: findVCMPToFoldIntoVPS" adds 4dba14cf37a [NFC] Refactor TableGen for attributes adds 2ff5602cb52 [WIP] Build assume from call adds ff1b9add2ff [NFC] Factor out function to detect if an attribute has an [...] adds d431c5d9af2 Revert "[NFC] Factor out function to detect if an attribute [...] adds d591bdce6d6 [clang-tidy] Fixed crash 44745 in readability-else-after-return adds 0adda3df924 Revert "[WIP] Build assume from call" adds 89d3b070c1e Revert "[NFC] Refactor TableGen for attributes" adds cfe87a4a16b [NFC] Refactor TableGen for attributes adds a9ab01a330f Remove superfluous space from -Wrange-loop-construct message adds 9b9e2da07dd [Analysis] add optional index parameter to isSplatValue() adds 355e4bfd789 [WIP] Build assume from call adds ad8ffc50104 Revert "[WIP] Build assume from call" adds 780d2c532fe [WIP] Build assume from call adds c2d03362081 Revert "[WIP] Build assume from call" adds 8ebe001553d [WIP] Build assume from call adds 5a56a25b0bd [CodeGenPrepare] Make TargetPassConfig required adds 7cb5d96fbe7 Revert "[WIP] Build assume from call" adds 44cdae68c3b [CodeGenPrepare] Delete dead !DL check adds eee6a45a130 [CodeGenPrepare][test] Add REQUIRES to two tests after D73754 adds 17e91b7dd24 [X86][SSE] combineBitcastvxi1 - add pre-AVX512 v64i1 handling adds 0c78b646968 [X86][SSE] Add bitcast <128 x i1> %1 to <2 x i64> test case adds 9288bb8d206 [gn build] Delete stale AttributesCompatFunc after D72455/c [...] adds 5d86ac82a63 Fix a few spelling mistakes in comments. NFCI. adds 547a94ffa1b Regenerate bitcast test for upcoming patch. adds bf70494b940 [test] More tests to target specific directories after Code [...] adds a7bbe45a3e2 Build assume from call adds 928090f5fe9 [gn build] Port a7bbe45a3e2 adds 246262671f3 [X86] Cleanup the lrint/llrint/lround/llround tests a bit. adds ff50c8dcef4 Revert "[mlir][Linalg][doc] Add Design Document for the Lin [...] adds 34cd354ea96 [mlir][Linalg][doc] Add Design Document for the Linalg Dialect adds 9b84dabc5f3 build: only pass -UNDEBUG when compiling C/C++ adds ee85415dbb9 [X86] Use MVT::f80 for the result type of the FLD used to c [...] adds efcd09cea9a [clang-tidy] Fix false positive for cppcoreguidelines-init- [...] adds 8a68c40a1bf [clang-tidy] Added option for disabling const qualifiers in [...] adds d24d8af320f Fixed typo in CTE release notes failing build adds a43bf807886 build: attempt to repair the build No new revisions were added by this update. Summary of changes: .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../clang-tidy/llvm/LLVMTidyModule.cpp | 6 + .../readability/ElseAfterReturnCheck.cpp | 4 + .../clang-tidy/readability/QualifiedAutoCheck.cpp | 55 +- .../clang-tidy/readability/QualifiedAutoCheck.h | 7 +- clang-tools-extra/docs/ReleaseNotes.rst | 5 + .../checks/readability-qualified-auto.rst | 76 +- .../checkers/cppcoreguidelines-init-variables.cpp | 6 + .../clang-tidy/checkers/llvm-qualified-auto.cpp | 21 + .../checkers/readability-else-after-return.cpp | 13 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 2 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 5 +- llvm/include/llvm/Analysis/VectorUtils.h | 8 +- llvm/include/llvm/IR/Attributes.h | 7 +- llvm/include/llvm/IR/DebugInfo.h | 9 +- .../llvm/Transforms/Utils/KnowledgeRetention.h | 41 + llvm/lib/Analysis/VectorUtils.cpp | 29 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 111 +-- llvm/lib/IR/Attributes.cpp | 66 +- llvm/lib/IR/AttributesCompatFunc.td | 1 - llvm/lib/IR/CMakeLists.txt | 4 - llvm/lib/IR/Core.cpp | 5 +- llvm/lib/IR/DebugInfo.cpp | 27 +- llvm/lib/Passes/PassBuilder.cpp | 1 + llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Target/ARM/MVEVPTBlockPass.cpp | 72 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 25 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 147 ++-- llvm/lib/Transforms/Scalar/LowerAtomic.cpp | 13 +- .../Transforms/Scalar/MergedLoadStoreMotion.cpp | 10 +- llvm/lib/Transforms/Utils/CMakeLists.txt | 1 + llvm/lib/Transforms/Utils/KnowledgeRetention.cpp | 164 ++++ llvm/test/CodeGen/AArch64/sve-vscale.ll | 2 +- llvm/test/CodeGen/AMDGPU/r600.bitcast.ll | 180 ++++- llvm/test/CodeGen/ARM/O3-pipeline.ll | 1 - .../CodeGen/PowerPC/splitstore-check-volatile.ll | 2 +- .../CodeGen/Thumb2/mve-vpt-2-blocks-1-pred.mir | 6 +- llvm/test/CodeGen/Thumb2/mve-vpt-block-optnone.mir | 5 +- llvm/test/CodeGen/X86/bitcast-and-setcc-512.ll | 36 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 858 +++------------------ .../dont-remove-empty-preheader.ll | 2 +- llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +- llvm/test/CodeGen/X86/llrint-conv-i32.ll | 60 -- llvm/test/CodeGen/X86/llrint-conv.ll | 140 ++-- llvm/test/CodeGen/X86/llround-conv-i32.ll | 60 -- llvm/test/CodeGen/X86/llround-conv.ll | 138 ++-- llvm/test/CodeGen/X86/lrint-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lrint-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lrint-conv.ll | 83 -- llvm/test/CodeGen/X86/lround-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lround-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lround-conv.ll | 83 -- .../{Generic => X86}/codegenprep-value.ll | 2 +- .../DebugInfo/{Generic => X86}/sunk-compare.ll | 2 +- .../2007-04-24-eliminate-mostly-empty-blocks.ll | 2 +- .../{ => X86}/2008-11-24-RAUW-Self.ll | 0 .../CodeGenPrepare/{ => X86}/bitreverse-hang.ll | 2 +- .../CodeGenPrepare/{ => X86}/gep-unmerging.ll | 8 +- .../CodeGenPrepare/{ => X86}/invariant.group.ll | 2 +- .../X86/memset_chk-simplify-nobuiltin.ll | 2 +- .../CodeGenPrepare/{ => X86}/nonintegral.ll | 0 .../CodeGenPrepare/{ => X86}/section-samplepgo.ll | 0 .../Transforms/CodeGenPrepare/{ => X86}/section.ll | 0 .../{ => X86}/split-indirect-loop.ll | 2 +- .../{ => X86}/statepoint-relocate.ll | 0 .../{ => X86}/widenable-condition.ll | 2 +- llvm/test/Transforms/CodeGenPrepare/dom-tree.ll | 1 + .../CodeGenPrepare/skip-merging-case-block.ll | 1 + .../SampleProfile/section-accurate-samplepgo.ll | 1 + llvm/test/Transforms/Util/assume-builder.ll | 66 ++ llvm/unittests/Analysis/VectorUtilsTest.cpp | 118 ++- llvm/utils/TableGen/Attributes.cpp | 112 +-- llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 6 - .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 + mlir/docs/Dialects/Linalg.md | 644 +--------------- .../Linalg.md => RationaleLinalgDialect.md} | 705 ++++------------- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 84 +- 77 files changed, 1573 insertions(+), 2934 deletions(-) create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvm-qualified-auto.cpp create mode 100644 llvm/include/llvm/Transforms/Utils/KnowledgeRetention.h delete mode 100644 llvm/lib/IR/AttributesCompatFunc.td create mode 100644 llvm/lib/Transforms/Utils/KnowledgeRetention.cpp rename llvm/test/CodeGen/{Generic => X86}/dont-remove-empty-preheader.ll (95%) delete mode 100644 llvm/test/CodeGen/X86/llrint-conv-i32.ll delete mode 100644 llvm/test/CodeGen/X86/llround-conv-i32.ll create mode 100644 llvm/test/CodeGen/X86/lrint-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lrint-conv.ll create mode 100644 llvm/test/CodeGen/X86/lround-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lround-conv.ll rename llvm/test/DebugInfo/{Generic => X86}/codegenprep-value.ll (97%) rename llvm/test/DebugInfo/{Generic => X86}/sunk-compare.ll (96%) rename llvm/test/Other/{ => X86}/2007-04-24-eliminate-mostly-empty-blocks.ll (99%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/2008-11-24-RAUW-Self.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/bitreverse-hang.ll (95%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/gep-unmerging.ll (88%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/invariant.group.ll (93%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/nonintegral.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section-samplepgo.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/split-indirect-loop.ll (92%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/statepoint-relocate.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/widenable-condition.ll (97%) create mode 100644 llvm/test/Transforms/Util/assume-builder.ll copy mlir/docs/{Dialects/Linalg.md => RationaleLinalgDialect.md} (50%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (b2d50971 -> 750b59e8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards b2d50971 4: update: linux-94f2630b18975bb56eee5d1a36371db967643479: 20241 new 750b59e8 4: update: llvm-linux: 20242 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b2d50971) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-build_llvm/console.log | 12513 +++++++++++++++++----------------- 03-build_linux/console.log | 992 +-- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 41 +- console.log | 13686 +++++++++++++++++++------------------- jenkins/manifest.sh | 13 +- results | 2 +- 8 files changed, 13886 insertions(+), 13501 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig updated (94f2630b1897 -> 46d6b7becb1d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/linux. from 94f2630b1897 Merge tag '5.6-rc-small-smb3-fix-for-stable' of git://git. [...] adds 26a0a10419fd PCMCIA/i82092: use dev_<level> instead of printk adds 4839879f8af1 PCMCIA/i82092: add/remove spaces to improve readability adds ae1f62c5408a PCMCIA/i82092: remove braces around single statement blocks adds 4ae66dd778e3 PCMCIA/i82092: insert blank line after declarations adds 6aaf8ff32650 PCMCIA/i82092: change code indentation adds 908864641f63 PCMCIA/i82092: move assignment out of if condition adds 152b4bb57aa4 PCMCIA/i82092: shorten the lines with over 80 characters adds ac5af87725f7 PCMCIA/i82092: include <linux/io.h> instead of <asm/io.h> adds 52739f063f7e PCMCIA/i82092: delete enter/leave macro adds 71705c611263 PCMCIA/i82092: remove #if 0 block adds 15f8e73355df Merge branch 'pcmcia-next' of git://git.kernel.org/pub/scm [...] adds 8e8d699b051f leds: gpio: Fix uninitialized gpio label for fwnode based probe adds 9f4b952d0bfb leds-as3645a: Drop fwnode reference on ignored node adds 697529091ac7 leds: pca963x: Fix open-drain initialization adds 4c3718f9d6a6 leds: bd2802: Convert to use GPIO descriptors adds b0ff98608400 led: max77650: add of_match table adds b3b42b4a383c leds: tps6105x: add driver for MFD chip LED mode adds 6bcf76316a14 dt-bindings: mfd: update TI tps6105x chip bindings adds 2f8c665243d7 ledtrig-pattern: fix email address quoting in MODULE_AUTHOR() adds 445da487f19c leds: rb532: cleanup whitespace adds 867b68245920 leds: lm3642: remove warnings for bad strtol, cleanup gotos adds cf6eb52fa3d0 leds: lm3532: use extended registration so that LED can be [...] adds 31e065c4e8ba leds: lm3532: add pointer to documentation and fix typo adds 699a8c7c4bd3 leds: Add of_led_get() and led_put() adds e389240ad992 leds: Add managed API to get a LED from a device driver adds 7a349e8c535d leds: populate the device's of_node adds ebf59a4558c2 dt: bindings: lm3692x: Add ti,ovp-microvolt property adds cffd61a5c775 leds: lm3692x: Allow to configure over voltage protection adds 3e0801b62a30 dt: bindings: lm3692x: Add led-max-microamp property adds df7083b57331 leds: lm3692x: Make sure we don't exceed the maximum LED current adds 5e9d7b6f4336 leds: lm3692x: Move lm3692x_init and rename to lm3692x_led [...] adds 4a8d2bee2080 leds: lm3692x: Split out lm3692x_leds_disable adds 260718b3a35d leds: lm3692x: Disable chip on brightness 0 adds 545ae66582f7 Merge tag 'leds-5.6-rc1' of git://git.kernel.org/pub/scm/l [...] adds 11648b8339f8 sparc64: fix adjtimex regression adds 46d6b7becb1d Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc No new revisions were added by this update. Summary of changes: .../devicetree/bindings/leds/leds-lm3692x.txt | 8 + Documentation/devicetree/bindings/mfd/tps6105x.txt | 47 +- arch/sparc/kernel/sys_sparc_64.c | 4 +- drivers/leds/Kconfig | 10 + drivers/leds/Makefile | 1 + drivers/leds/led-class.c | 97 ++- drivers/leds/leds-bd2802.c | 27 +- drivers/leds/leds-lm3532.c | 8 +- drivers/leds/leds-lm3642.c | 37 +- drivers/leds/leds-lm3692x.c | 180 ++++-- drivers/leds/leds-pca963x.c | 8 +- drivers/leds/leds-tps6105x.c | 89 +++ drivers/pcmcia/i82092.c | 648 ++++++++++----------- drivers/pcmcia/i82092aa.h | 11 - include/linux/leds-bd2802.h | 1 - include/linux/leds.h | 6 + 16 files changed, 738 insertions(+), 444 deletions(-) create mode 100644 drivers/leds/leds-tps6105x.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig updated (0303907ea5d -> 75201e825d6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/gcc. from 0303907ea5d Daily bump. adds 897a73086b2 One more fix for PR 91333 - suboptimal register allocation [...] adds 26a591f2a47 testsuite,Darwin,PPC: Adjust darwin-abi-12.c for common sec [...] adds b817be038d9 c++: Fix ICE on invalid alignas in a template [PR93530] new 75201e825d6 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 9 +++++++++ gcc/DATESTAMP | 2 +- gcc/cp/ChangeLog | 6 ++++++ gcc/cp/decl.c | 2 +- gcc/ira-color.c | 11 +++++++++++ gcc/testsuite/ChangeLog | 16 ++++++++++++++++ gcc/testsuite/g++.dg/cpp0x/alignas18.C | 8 ++++++++ gcc/testsuite/gcc.target/i386/pr91333.c | 2 +- gcc/testsuite/gcc.target/powerpc/darwin-abi-12.c | 2 ++ 9 files changed, 55 insertions(+), 3 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas18.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig updated (2384096c4d -> 0f8b5e560e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/binutils-gdb. from 2384096c4d moxie: don't force big-endian mode adds 575d37aeae elf/section13.s: Replace @nobits with %nobits new 0f8b5e560e Automatic date update in version.in The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- gas/ChangeLog | 4 ++++ gas/testsuite/gas/elf/section13.s | 2 +- 3 files changed, 6 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig updated (0ad2925e -> e1c72988)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 0ad2925e 0: update: binutils-gcc-linux: all new e1c72988 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (0ad2925e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 216 +- 02-prepare_abe/console.log | 412 +- 03-build_abe-binutils/console.log | 11646 ++++++------ 04-build_abe-stage1/console.log | 15220 ++++++++-------- 05-build_linux/console.log | 7918 ++++---- 06-boot_linux/console.log | 8 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 16 +- console.log | 35461 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- results | 2 +- 11 files changed, 35448 insertions(+), 35477 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO updated (bf15829bf64 -> 40f23be6e93)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO in repository toolchain/ci/gcc. from bf15829bf64 testsuite: xfail gcc.target/i386/pr91298-?.c on Solaris/x86 [...] adds 568968edb0c Daily bump. adds a708cb25d92 [AArch64] Fix shrinkwrapping interactions with atomics (PR92692) adds 2ceb5aba64e c++: Bogus error using namespace alias [PR91826] adds 83f65674e78 Daily bump. adds 7db777843cc c++: Fix ICE with lambda in member operator (PR93279) adds dcb23017b1a c++: Fix array of char typedef in template (PR90966). adds 9d4d55a52d4 c++: Function declared with typedef with eh-specification. adds 1c7061c7c35 c++: Allow template rvalue-ref conv to bind to lvalue ref. adds 50a42922d35 Daily bump. adds a1f8dca201e [AArch64] PR92424: Fix -fpatchable-function-entry=N,M with BTI adds c6613dd33ce Daily bump. adds 9d9679132e0 c++: Drop alignas restriction for stack variables. adds afb84a42ad8 RISC-V: Disallow regrenme if the TO register never used bef [...] adds 6957d3e4eef Fix ICE in pa_elf_select_rtx_section. adds 6da4411d950 Daily bump. adds bf4ee21e21b Daily bump. adds 40f23be6e93 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 44 +++++++++++++++ gcc/DATESTAMP | 2 +- gcc/c-family/ChangeLog | 5 ++ gcc/c-family/c-attribs.c | 62 +--------------------- gcc/config/aarch64/aarch64.c | 37 +++++++++++++ gcc/config/aarch64/aarch64.h | 1 + gcc/config/aarch64/atomics.md | 18 +++---- gcc/config/pa/pa.c | 2 +- gcc/config/riscv/riscv-protos.h | 2 + gcc/config/riscv/riscv.c | 13 +++++ gcc/config/riscv/riscv.h | 2 + gcc/cp/ChangeLog | 21 ++++++++ gcc/cp/call.c | 2 + gcc/cp/decl.c | 1 + gcc/cp/name-lookup.c | 38 ++++++++----- gcc/cp/pt.c | 13 ++++- gcc/testsuite/ChangeLog | 17 ++++++ gcc/testsuite/g++.dg/cpp0x/alignas17.C | 14 +++++ gcc/testsuite/g++.dg/cpp0x/initlist-array10.C | 14 +++++ .../g++.dg/cpp0x/lambda/lambda-template16.C | 15 ++++++ gcc/testsuite/g++.dg/cpp0x/rv-conv3.C | 15 ++++++ gcc/testsuite/g++.dg/cpp1z/noexcept-type22.C | 6 +++ gcc/testsuite/g++.dg/lookup/pr91826.C | 16 ++++++ gcc/testsuite/gcc.target/aarch64/pr92424-2.c | 12 +++++ gcc/testsuite/gcc.target/aarch64/pr92424-3.c | 12 +++++ gcc/testsuite/gcc.target/riscv/pr93304.c | 19 +++++++ 26 files changed, 318 insertions(+), 85 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas17.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-array10.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-template16.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/rv-conv3.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/noexcept-type22.C create mode 100644 gcc/testsuite/g++.dg/lookup/pr91826.C create mode 100644 gcc/testsuite/gcc.target/aarch64/pr92424-2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr92424-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/pr93304.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO updated (a00805ef97 -> 4dd834659f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO in repository toolchain/ci/binutils-gdb. from a00805ef97 This is a series of backports for binutils 2.33 which addres [...] adds 2a8719fecd AArch64: Fix cfinv disassembly issues adds 4dd834659f arm: PR gas/25472 Enable DSP instructions with +mve No new revisions were added by this update. Summary of changes: gas/ChangeLog | 20 + gas/config/tc-arm.c | 14 +- gas/testsuite/gas/aarch64/armv8_4-a.d | 1 + gas/testsuite/gas/aarch64/armv8_4-a.s | 3 + gas/testsuite/gas/arm/{arch7em.d => mve_dsp.d} | 6 +- opcodes/ChangeLog | 11 + opcodes/aarch64-asm-2.c | 174 +- opcodes/aarch64-dis-2.c | 2364 ++++++++++++------------ opcodes/aarch64-opc-2.c | 16 +- opcodes/aarch64-tbl.h | 9 +- 10 files changed, 1332 insertions(+), 1286 deletions(-) copy gas/testsuite/gas/arm/{arch7em.d => mve_dsp.d} (98%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO updated (b758a8e2 -> bb1ed365)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards b758a8e2 2: update: binutils-gcc-glibc: 1 new bb1ed365 2: update: binutils-gcc-glibc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b758a8e2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/gnu-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 193 +- 02-prepare_abe/console.log | 416 +- 03-build_abe-binutils/console.log | 11319 +-- 04-build_abe-stage1/console.log | 18163 ++-- 05-build_abe-linux/console.log | 298 +- 06-build_abe-glibc/console.log | 38251 +++---- 07-build_abe-stage2/console.log | 44238 +++++---- 09-benchmark--O2_LTO_marm/benchmark-start.log | 2 +- 09-benchmark--O2_LTO_marm/benchmark.log | 43 +- 09-benchmark--O2_LTO_marm/console.log | 174 +- 10-check_regression/console.log | 2806 +- 10-check_regression/results-0.csv | 1664 +- 10-check_regression/results-1.csv | 1658 +- 10-check_regression/results-brief.csv | 30 + 10-check_regression/results-compare.csv | 84 - 10-check_regression/results-full.csv | 1670 +- 10-check_regression/results.csv | 154 +- 10-check_regression/results.log | 3825 +- 11-update_baseline/console.log | 5397 +- 11-update_baseline/extra-bisect-params | 2 +- 11-update_baseline/results-0.csv | 1503 +- 11-update_baseline/results-1.csv | 1658 +- 11-update_baseline/results-brief.csv | 30 + 11-update_baseline/results-compare.csv | 59 - 11-update_baseline/results-full.csv | 1658 +- 11-update_baseline/results.csv | 154 +- 11-update_baseline/results.log | 2641 +- console.log | 121307 +++++++++++------------ jenkins/manifest.sh | 16 +- results | 2 +- results_id | 2 +- 31 files changed, 120776 insertions(+), 138641 deletions(-) create mode 100644 10-check_regression/results-brief.csv create mode 100644 11-update_baseline/results-brief.csv -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 updated (4dd27b527c5 -> b817be038d9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_O1 in repository toolchain/ci/gcc. from 4dd27b527c5 PR middle-end/93437 - bogus -Warray-bounds on protobuf gene [...] adds 1e8900ea4c8 Daily bump. adds 345ea961113 Fix bogus Changelog entry. adds 148018bc3fe tree-optimization/93428 - avoid load permutation vector clobbering adds 7892ff37f40 analyzer: fix build with gcc 4.4 (PR 93276) adds aa1b56967d8 openmp: Handle rest of EXEC_OACC_* in oacc_code_to_statemen [...] adds 8d7c0bf876f openmp: c++: Consider typeinfo decls to be predetermined sh [...] adds f57ccb55cda testsuite: XFAIL gcc.dg/torture/pr93133.c for powerpc*-*-* [...] adds 2e5ea579591 Add OpenACC acc_get_property support for AMD GCN adds 87c3fcfa6bb Adjust formatting of acc_get_property tests adds 7c7107778f1 ipa: Fix removal of multi-target speculation. adds 5b9e89c922d SRA: Add verification of accesses adds 636e80eea24 SRA: Total scalarization after access propagation [PR92706] adds 6693911f069 SRA: Also propagate accesses from LHS to RHS [PR92706] adds 5cd2e126f5c libstdc++: Make tests for std::ranges access functions more robust adds 83b0201035c libstdc++: Make std::compare_three_way check if <=> is vali [...] adds f214ffb336d libstdc++: Simplify constraints on std::compare_three_way adds bcf3fa7cf5a IRA: Revert 11b8091fb to fix PR 93221 adds 989a5fb3aa5 Add acc_device_radeon to name_of_acc_device_t function adds 0a8f4febf75 libstdc++: Fix conformance issues in <stop_token> (PR92895) adds 423284053ec c++: Fix class NTTP with template arguments [PR92948] adds e3b60da8e07 c++: Fix template arguments comparison with class NTTP [PR91754] adds 2812a28418b Revert g-465c7c89e92a6d6d582173e505cb16dcb9873034 adds 0de349f108d Improve DSE which in turn eliminates the need for jump thre [...] adds 11ffae58473 c++: Add new test [PR88092] adds 165255c7a56 GCN – call assembler with -mattr=-code-object-v3 (PR93409) adds 245e40af4fa c++: Fix attributes with lambda and trailing return type. adds 59da7f96ffc testsuite: Fix up tree-ssa/pr92706-1.c on 32-bit targets. adds 8be8e32fafa Daily bump. adds e3b6c052b6a c++: Drop alignas restriction for stack variables. adds 68f3759eff5 runtime: update netpoll_hurd.go for go1.14beta1 changes adds 66af5a226ac runtime, syscall: add a couple of hurd build tags adds 3b35b3d4cc2 Handle CO_AWAIT_EXPR in conversion in co_await_expander. adds 3904cc106e3 Use promise in coroutine frame in actor function. adds e0332517f90 Regenerate configure for 54b3d52 adds 2595f25cdaf fortran: Fix up ISO_Fortran_binding_15.f90 failures [PR92123] adds b285bebe6ad i386: Optimize popcnt followed by zero/sign extension [PR91824] adds d37c81f476c i386: Optimize {,v}{,p}movmsk{b,ps,pd} followed by sign ext [...] adds b0e9b18ed43 Add testcase of PR c++/90338, already fixed in trunk. adds 5ab5d81b364 Skip plugin-{gcn,hsa} for (-m)x32 (PR bootstrap/93409) adds efd26bbc81e arm: Fix uaddvdi4 expander [PR93494] adds 64464e5f369 Fix ICE in pa_elf_select_rtx_section. adds d177c49cd31 analyzer: avoid comparisons between uncomparable types (PR 93450) adds bba18325a10 dump CTORs properly wrapped with _Literal with -gimple adds 97b40c39208 PR middle-end/92323 - bogus -Warray-bounds after unrolling [...] adds e0678350ea4 Fix "regression" reported by c6x testing. adds 59e6d62be2c Add LTGT operator support for amdgcn adds 004ac7b7803 Remove check for maximum symbol name length. adds 4dd468a042e c++: Fix -Wtype-limits in templates. adds 56b92750f83 combine: Punt on out of range rotate counts [PR93505] adds 5fb07870fa4 cgraph: Avoid creating multiple *.localalias aliases with t [...] adds f9eb0973edb Mark switch expression as used to avoid bogus warning adds e978955dd72 analyzer: fix ICE in __builtin_isnan (PR 93356) adds e34ad101a43 analyzer: convert conditionals-2.c to a torture test adds 3e990d79540 analyzer: avoid using <string.h> in malloc-1.c adds bba54d62af5 Daily bump. adds ebe9174e940 analyzer: make extrinsic_state field private adds 42f36563ef6 analyzer: add extrinsic_state::dump adds 95607c12363 Zero-initialise masked load destinations adds 45eb3e4944b analyzer: further fixes for comparisons between uncomparabl [...] adds 182ce042e73 calls.c: refactor special_function_p for use by analyzer (v2) adds c63ae7f0b8b Fix fast-math-pr55281.c ICE adds e60b1e23626 middle-end: Fix logical shift truncation (PR rtl-optimizati [...] adds 6a97d9eae45 [Fortran] Disable front-end optimization for OpenACC atomic [...] adds 5a28e2727f7 [amdgcn] Scale number of threads/workers with VGPR usage adds 828573a5735 Fix TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL handling. adds b92709388b9 Fix conditional add LRA failure for amdgcn adds 6e5a196399d libstdc++: Always return a sentinel<I> from __gnu_test::tes [...] adds 2171a9207f5 aarch64: Fix SVE PCS failures for BE & ILP32 adds 3669677425f aarch64: Add Armv8.6 SVE matrix multiply support adds 02fcd8ac408 aarch64: Add svbfloat16_t support to arm_sve.h adds 896dff99e18 aarch64: Add Armv8.6 SVE bfloat16 support adds 5910b14503d testsuite: Fix up pr91838.C test [PR91838] adds 455f58ec504 analyzer: fix ICE with pointers between stack frames (PR 93438) adds f1c807e887d analyzer: fix ICE getting void return value (PR 93379) adds 2a07345c4f8 Fix for PR 91333 - suboptimal register allocation for i [...] adds 09bea5845a5 analyzer: fix ICE handling void-type (PR 93373) adds 6775172431a analyzer: fix ICE with 'const void *' (PR 93457) adds d2b9548f38c c++: Reduce memory consumption for large static arrays. adds e98ebda074b c++: Reduce memory consumption for arrays of non-aggregate type. adds 00a49cd840f c++: Fix sizeof VLA lambda capture. adds d1a80303866 Daily bump. adds 20fa702b32c Fixes after recent configure changes relating to static libraries adds 2d33dcfe9f0 nios2: Support for GOT-relative DW_EH_PE_datarel encoding. adds add31061ec2 fortran: Fix up TYPE_ARG_TYPES of procs with scalar VALUE o [...] adds 0303907ea5d Daily bump. adds 897a73086b2 One more fix for PR 91333 - suboptimal register allocation [...] adds 26a591f2a47 testsuite,Darwin,PPC: Adjust darwin-abi-12.c for common sec [...] adds b817be038d9 c++: Fix ICE on invalid alignas in a template [PR93530] No new revisions were added by this update. Summary of changes: config/ChangeLog | 4 + config/lib-link.m4 | 2 +- gcc/ChangeLog | 421 +++++++- gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 112 +++ gcc/analyzer/analyzer.cc | 10 +- gcc/analyzer/analyzer.h | 16 - gcc/analyzer/constraint-manager.cc | 9 +- gcc/analyzer/diagnostic-manager.cc | 6 +- gcc/analyzer/function-set.cc | 2 + gcc/analyzer/program-state.cc | 65 +- gcc/analyzer/program-state.h | 9 +- gcc/analyzer/region-model.cc | 199 +++- gcc/analyzer/sm.cc | 12 + gcc/analyzer/sm.h | 2 + gcc/analyzer/state-purge.cc | 5 +- gcc/builtins.def | 2 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-attribs.c | 62 +- gcc/c/ChangeLog | 6 + gcc/c/c-parser.c | 2 +- gcc/calls.c | 14 +- gcc/cgraph.c | 8 +- gcc/combine.c | 3 +- gcc/config.in | 12 + gcc/config/aarch64/aarch64-c.c | 7 +- gcc/config/aarch64/aarch64-modes.def | 13 +- gcc/config/aarch64/aarch64-option-extensions.def | 40 +- gcc/config/aarch64/aarch64-sve-builtins-base.cc | 90 +- gcc/config/aarch64/aarch64-sve-builtins-base.def | 75 +- gcc/config/aarch64/aarch64-sve-builtins-base.h | 20 + gcc/config/aarch64/aarch64-sve-builtins-shapes.cc | 285 +++++- gcc/config/aarch64/aarch64-sve-builtins-shapes.h | 10 + gcc/config/aarch64/aarch64-sve-builtins-sve2.cc | 1 - gcc/config/aarch64/aarch64-sve-builtins-sve2.def | 6 +- gcc/config/aarch64/aarch64-sve-builtins-sve2.h | 1 - gcc/config/aarch64/aarch64-sve-builtins.cc | 49 +- gcc/config/aarch64/aarch64-sve-builtins.def | 2 + gcc/config/aarch64/aarch64-sve-builtins.h | 1 + gcc/config/aarch64/aarch64-sve.md | 214 +++- gcc/config/aarch64/aarch64-sve2.md | 14 +- gcc/config/aarch64/aarch64.c | 8 +- gcc/config/aarch64/aarch64.h | 15 +- gcc/config/aarch64/arm_sve.h | 1 + gcc/config/aarch64/iterators.md | 116 ++- gcc/config/arm/arm.md | 2 +- gcc/config/gcn/gcn-hsa.h | 2 +- gcc/config/gcn/gcn-valu.md | 67 +- gcc/config/gcn/gcn.c | 17 +- gcc/config/gcn/mkoffload.c | 67 +- gcc/config/gcn/predicates.md | 2 +- gcc/config/i386/i386.md | 121 ++- gcc/config/i386/mmx.md | 6 +- gcc/config/i386/sse.md | 143 +-- gcc/config/i386/x86-tune.def | 8 +- gcc/config/nios2/nios2.h | 40 +- gcc/config/pa/pa.c | 2 +- gcc/configure | 87 +- gcc/configure.ac | 11 + gcc/cp/ChangeLog | 71 ++ gcc/cp/coroutines.cc | 77 +- gcc/cp/cp-gimplify.c | 4 + gcc/cp/decl.c | 52 +- gcc/cp/parser.c | 35 +- gcc/cp/pt.c | 66 +- gcc/cp/semantics.c | 11 +- gcc/doc/analyzer.texi | 2 + gcc/doc/invoke.texi | 4 + gcc/fortran/ChangeLog | 49 +- gcc/fortran/expr.c | 4 +- gcc/fortran/frontend-passes.c | 1 + gcc/fortran/iresolve.c | 5 +- gcc/fortran/openmp.c | 14 + gcc/fortran/symbol.c | 16 - gcc/fortran/trans-decl.c | 20 +- gcc/fortran/trans-types.c | 10 + gcc/go/gofrontend/MERGE | 2 +- gcc/ira-color.c | 21 +- gcc/ira.c | 38 +- gcc/simplify-rtx.c | 22 +- gcc/symtab.c | 14 +- gcc/testsuite/ChangeLog | 605 ++++++++++- .../g++.dg/coroutines/co-await-syntax-09-convert.C | 23 + gcc/testsuite/g++.dg/cpp0x/alignas17.C | 14 + gcc/testsuite/g++.dg/cpp0x/alignas18.C | 8 + gcc/testsuite/g++.dg/cpp0x/lambda/lambda-vla5.C | 13 + gcc/testsuite/g++.dg/cpp2a/nontype-class28.C | 37 + gcc/testsuite/g++.dg/cpp2a/nontype-class29.C | 26 + gcc/testsuite/g++.dg/cpp2a/nontype-class30.C | 15 + gcc/testsuite/g++.dg/cpp2a/nontype-class31.C | 19 + gcc/testsuite/g++.dg/ext/attr-trailing1.C | 14 + gcc/testsuite/g++.dg/gomp/pr91118-1.C | 12 + gcc/testsuite/g++.dg/gomp/pr91118-2.C | 14 + gcc/testsuite/g++.dg/opt/pr91838.C | 11 + gcc/testsuite/g++.dg/pr90338.C | 14 + gcc/testsuite/g++.dg/warn/Wtype-limits3.C | 13 + .../aarch64/sve/acle/general-c++/mangle_1.C | 2 + .../aarch64/sve/acle/general-c++/mangle_2.C | 2 + gcc/testsuite/g++.target/nios2/hello-pie.C | 14 + gcc/testsuite/g++.target/nios2/nios2.exp | 34 + gcc/testsuite/gcc.c-torture/compile/pr93505.c | 15 + gcc/testsuite/gcc.c-torture/execute/pr93494.c | 13 + gcc/testsuite/gcc.dg/Warray-bounds-57.c | 53 + .../gcc.dg/analyzer/conditionals-notrans.c | 6 + gcc/testsuite/gcc.dg/analyzer/conditionals-trans.c | 9 +- gcc/testsuite/gcc.dg/analyzer/data-model-1.c | 9 +- gcc/testsuite/gcc.dg/analyzer/malloc-1.c | 17 +- gcc/testsuite/gcc.dg/analyzer/pr93457.c | 10 + .../gcc.dg/analyzer/{ => torture}/conditionals-2.c | 6 +- gcc/testsuite/gcc.dg/analyzer/torture/pr93356.c | 6 + gcc/testsuite/gcc.dg/analyzer/torture/pr93373.c | 3 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c | 11 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c | 2 + gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c | 26 + gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c | 13 + gcc/testsuite/gcc.dg/analyzer/torture/pr93450.c | 25 + gcc/testsuite/gcc.dg/guality/pr59776.c | 4 +- gcc/testsuite/gcc.dg/lto/pr93384_0.c | 12 + gcc/testsuite/gcc.dg/lto/pr93384_1.c | 2 + gcc/testsuite/gcc.dg/pr88660.c | 13 + gcc/testsuite/gcc.dg/pr89689.c | 43 + gcc/testsuite/gcc.dg/torture/pr93133.c | 2 +- gcc/testsuite/gcc.dg/torture/pr93428.c | 27 + gcc/testsuite/gcc.dg/tree-prof/indir-call-prof-2.c | 35 + gcc/testsuite/gcc.dg/tree-ssa/pr92706-1.c | 17 + gcc/testsuite/gcc.dg/tree-ssa/pr92706-2.c | 19 + gcc/testsuite/gcc.dg/tree-ssa/ssa-dse-26.c | 11 +- gcc/testsuite/gcc.dg/vect/pr92429.c | 14 + gcc/testsuite/gcc.target/aarch64/pr93221.c | 10 + .../gcc.target/aarch64/pragma_cpp_predefs_2.c | 109 +- .../gcc.target/aarch64/sve/acle/asm/bfdot_f32.c | 67 ++ .../aarch64/sve/acle/asm/bfdot_lane_f32.c | 86 ++ .../gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c | 67 ++ .../aarch64/sve/acle/asm/bfmlalb_lane_f32.c | 86 ++ .../gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c | 67 ++ .../aarch64/sve/acle/asm/bfmlalt_lane_f32.c | 86 ++ .../gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c | 46 + .../gcc.target/aarch64/sve/acle/asm/clasta_bf16.c | 52 + .../gcc.target/aarch64/sve/acle/asm/clastb_bf16.c | 52 + .../gcc.target/aarch64/sve/acle/asm/cnt_bf16.c | 52 + .../gcc.target/aarch64/sve/acle/asm/create2_1.c | 10 + .../gcc.target/aarch64/sve/acle/asm/create3_1.c | 11 + .../gcc.target/aarch64/sve/acle/asm/create4_1.c | 12 + .../gcc.target/aarch64/sve/acle/asm/cvt_bf16.c | 96 ++ .../gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c | 90 ++ .../gcc.target/aarch64/sve/acle/asm/dup_bf16.c | 41 + .../aarch64/sve/acle/asm/dup_lane_bf16.c | 108 ++ .../aarch64/sve/acle/asm/dupq_lane_bf16.c | 48 + .../gcc.target/aarch64/sve/acle/asm/ext_bf16.c | 73 ++ .../gcc.target/aarch64/sve/acle/asm/get2_bf16.c | 55 + .../gcc.target/aarch64/sve/acle/asm/get3_bf16.c | 108 ++ .../gcc.target/aarch64/sve/acle/asm/get4_bf16.c | 179 ++++ .../gcc.target/aarch64/sve/acle/asm/insr_bf16.c | 22 + .../gcc.target/aarch64/sve/acle/asm/lasta_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/lastb_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/ld1_bf16.c | 158 +++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c | 120 +++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c | 137 +++ .../gcc.target/aarch64/sve/acle/asm/ld2_bf16.c | 200 ++++ .../gcc.target/aarch64/sve/acle/asm/ld3_bf16.c | 242 +++++ .../gcc.target/aarch64/sve/acle/asm/ld4_bf16.c | 286 ++++++ .../gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c | 86 ++ .../gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c | 154 +++ .../gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c | 158 +++ .../gcc.target/aarch64/sve/acle/asm/len_bf16.c | 12 + .../gcc.target/aarch64/sve/acle/asm/mmla_f32.c | 46 + .../gcc.target/aarch64/sve/acle/asm/mmla_f64.c | 46 + .../gcc.target/aarch64/sve/acle/asm/mmla_s32.c | 46 + .../gcc.target/aarch64/sve/acle/asm/mmla_u32.c | 46 + .../aarch64/sve/acle/asm/reinterpret_bf16.c | 207 ++++ .../aarch64/sve/acle/asm/reinterpret_f16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s8.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u8.c | 17 + .../gcc.target/aarch64/sve/acle/asm/rev_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/sel_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/set2_bf16.c | 41 + .../gcc.target/aarch64/sve/acle/asm/set3_bf16.c | 63 ++ .../gcc.target/aarch64/sve/acle/asm/set4_bf16.c | 87 ++ .../gcc.target/aarch64/sve/acle/asm/splice_bf16.c | 33 + .../gcc.target/aarch64/sve/acle/asm/st1_bf16.c | 158 +++ .../gcc.target/aarch64/sve/acle/asm/st2_bf16.c | 200 ++++ .../gcc.target/aarch64/sve/acle/asm/st3_bf16.c | 242 +++++ .../gcc.target/aarch64/sve/acle/asm/st4_bf16.c | 286 ++++++ .../gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c | 158 +++ .../aarch64/sve/acle/asm/sudot_lane_s32.c | 97 ++ .../gcc.target/aarch64/sve/acle/asm/sudot_s32.c | 45 + .../gcc.target/aarch64/sve/acle/asm/tbl_bf16.c | 30 + .../aarch64/sve/acle/asm/test_sve_acle.h | 49 + .../gcc.target/aarch64/sve/acle/asm/trn1_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn1q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/trn2q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/undef2_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef3_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef4_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef_1.c | 7 + .../aarch64/sve/acle/asm/usdot_lane_s32.c | 97 ++ .../gcc.target/aarch64/sve/acle/asm/usdot_s32.c | 46 + .../gcc.target/aarch64/sve/acle/asm/usmmla_s32.c | 46 + .../gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip1q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2_bf16.c | 30 + .../gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_f16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_f32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_f64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_s16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_s32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_s64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_s8.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_u16.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_u32.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_u64.c | 32 + .../gcc.target/aarch64/sve/acle/asm/zip2q_u8.c | 32 + .../gcc.target/aarch64/sve/acle/general-c/mmla_1.c | 58 ++ .../gcc.target/aarch64/sve/acle/general-c/mmla_2.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_3.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_4.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_5.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_6.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_7.c | 10 + .../sve/acle/general-c/ternary_bfloat16_1.c | 24 + .../sve/acle/general-c/ternary_bfloat16_lane_1.c | 30 + .../sve/acle/general-c/ternary_bfloat16_lanex2_1.c | 30 + .../sve/acle/general-c/ternary_bfloat16_opt_n_1.c | 24 + .../sve/acle/general-c/ternary_intq_uintq_lane_1.c | 32 + .../acle/general-c/ternary_intq_uintq_opt_n_1.c | 37 + .../sve/acle/general-c/ternary_uintq_intq_1.c | 37 + .../sve/acle/general-c/ternary_uintq_intq_lane_1.c | 32 + .../acle/general-c/ternary_uintq_intq_opt_n_1.c | 37 + .../gcc.target/aarch64/sve/pcs/annotate_1.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_2.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_3.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_4.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_5.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_6.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_7.c | 8 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_2.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_3.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_4.c | 2 +- .../sve/pcs/{args_5_be_u16.c => args_5_be_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u8.c | 2 +- .../sve/pcs/{args_5_le_s16.c => args_5_le_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u8.c | 2 +- .../sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u8.c | 2 +- .../sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_7.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_9.c | 2 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_1.c | 12 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_2.c | 10 +- .../gcc.target/aarch64/sve/pcs/return_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_1024.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_128.c | 4 +- .../gcc.target/aarch64/sve/pcs/return_1_2048.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_256.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_512.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_2.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_4.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_6.c | 16 +- .../gcc.target/aarch64/sve/pcs/return_6_1024.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_128.c | 23 +- .../gcc.target/aarch64/sve/pcs/return_6_2048.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_256.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_512.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_7.c | 28 + .../gcc.target/aarch64/sve/pcs/return_8.c | 29 + .../gcc.target/aarch64/sve/pcs/return_9.c | 33 + .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/saves_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 2 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_128.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c | 30 + .../gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c | 37 + .../aarch64/sve2/acle/asm/whilerw_bf16.c | 50 + .../aarch64/sve2/acle/asm/whilewr_bf16.c | 50 + gcc/testsuite/gcc.target/i386/pr91333.c | 14 + gcc/testsuite/gcc.target/i386/pr91824-1.c | 54 + gcc/testsuite/gcc.target/i386/pr91824-2.c | 73 ++ gcc/testsuite/gcc.target/powerpc/darwin-abi-12.c | 2 + gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 | 17 + gcc/testsuite/gfortran.dg/goacc/pr93463.f90 | 15 + gcc/testsuite/lib/target-supports.exp | 2 +- gcc/tree-pretty-print.c | 12 + gcc/tree-sra.c | 1058 +++++++++++++++----- gcc/tree-ssa-loop-ivopts.c | 11 +- gcc/tree-vect-slp.c | 37 +- gcc/tree.h | 25 + intl/ChangeLog | 4 + intl/configure | 58 +- libcpp/ChangeLog | 4 + libcpp/configure | 2 +- libgcc/ChangeLog | 9 + libgcc/config.host | 3 +- libgcc/config/nios2/elf-lib.h | 24 + libgcc/unwind-dw2-fde-dip.c | 2 +- libgo/go/runtime/nbpipe_pipe2.go | 2 +- libgo/go/runtime/netpoll_hurd.go | 77 +- libgo/go/syscall/sockcmsg_unix_other.go | 2 +- libgomp/ChangeLog | 40 + libgomp/configure | 6 +- libgomp/oacc-init.c | 1 + libgomp/plugin/configfrag.ac | 4 +- libgomp/plugin/plugin-gcn.c | 96 +- .../acc_get_property-aux.c | 66 +- .../acc_get_property-gcn.c | 135 +++ .../acc_get_property-host.c | 12 +- .../acc_get_property-nvptx.c | 24 +- .../libgomp.oacc-c-c++-common/acc_get_property.c | 28 +- .../libgomp.oacc-fortran/acc_get_property.f90 | 2 - libstdc++-v3/ChangeLog | 108 ++ libstdc++-v3/configure | 2 +- libstdc++-v3/include/std/stop_token | 478 +++++++-- libstdc++-v3/libsupc++/compare | 12 +- .../18_support/comparisons/object/93479.cc | 46 + .../24_iterators/range_operations/distance.cc | 30 +- .../24_iterators/range_operations/next.cc | 58 +- .../24_iterators/range_operations/prev.cc | 50 +- .../stop_token/stop_callback/deadlock-mt.cc | 50 + .../stop_token/stop_callback/deadlock.cc | 48 + .../30_threads/stop_token/stop_callback/destroy.cc | 83 ++ .../stop_token/stop_callback/destructible_neg.cc | 57 ++ .../stop_token/stop_callback/invocable_neg.cc | 35 + .../30_threads/stop_token/stop_callback/invoke.cc | 62 ++ .../30_threads/stop_token/stop_source/assign.cc | 51 + .../stop_token/stop_token/stop_possible.cc | 49 + libstdc++-v3/testsuite/std/ranges/access/end.cc | 12 +- libstdc++-v3/testsuite/std/ranges/access/rbegin.cc | 28 +- libstdc++-v3/testsuite/std/ranges/access/rend.cc | 83 +- libstdc++-v3/testsuite/std/ranges/range.cc | 2 +- libstdc++-v3/testsuite/util/testsuite_iterators.h | 15 +- 480 files changed, 15826 insertions(+), 1394 deletions(-) create mode 100644 gcc/testsuite/g++.dg/coroutines/co-await-syntax-09-convert.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas17.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas18.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-vla5.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class28.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class29.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class30.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class31.C create mode 100644 gcc/testsuite/g++.dg/ext/attr-trailing1.C create mode 100644 gcc/testsuite/g++.dg/gomp/pr91118-1.C create mode 100644 gcc/testsuite/g++.dg/gomp/pr91118-2.C create mode 100644 gcc/testsuite/g++.dg/opt/pr91838.C create mode 100644 gcc/testsuite/g++.dg/pr90338.C create mode 100644 gcc/testsuite/g++.dg/warn/Wtype-limits3.C create mode 100644 gcc/testsuite/g++.target/nios2/hello-pie.C create mode 100644 gcc/testsuite/g++.target/nios2/nios2.exp create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93505.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93494.c create mode 100644 gcc/testsuite/gcc.dg/Warray-bounds-57.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93457.c rename gcc/testsuite/gcc.dg/analyzer/{ => torture}/conditionals-2.c (87%) create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93356.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93373.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93450.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr93384_0.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr93384_1.c create mode 100644 gcc/testsuite/gcc.dg/pr88660.c create mode 100644 gcc/testsuite/gcc.dg/pr89689.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93428.c create mode 100644 gcc/testsuite/gcc.dg/tree-prof/indir-call-prof-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr92706-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr92706-2.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92429.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr93221.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dupq_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ext_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/insr_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/len_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/reinterpret_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/rev_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sel_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/splice_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/tbl_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usmmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_be_u16.c => args_5_be_bf16.c} (83%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_le_s16.c => args_5_le_bf16.c} (82%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} (72%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} (71%) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilerw_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilewr_bf16.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91333.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91824-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91824-2.c create mode 100644 gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/goacc/pr93463.f90 create mode 100644 libgcc/config/nios2/elf-lib.h create mode 100644 libgomp/testsuite/libgomp.oacc-c-c++-common/acc_get_property-gcn.c create mode 100644 libstdc++-v3/testsuite/18_support/comparisons/object/93479.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/dead [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/deadlock.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/destroy.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/dest [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/invo [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/invoke.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_source/assign.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_token/stop_po [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 9 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2020