Tcwg-commits February 2020

tcwg-commits@lists.linaro.org

5 participants
12772 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allnoconfig updated (d65ab62c -> e9148a76)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards d65ab62c 0: update: llvm-linux: all new e9148a76 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d65ab62c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 162 +- 02-build_llvm/console.log | 12572 +++++++++++++++++------------------ 03-build_linux/console.log | 592 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 29 - console.log | 13359 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 13338 insertions(+), 13392 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[gcc] branch master updated (492c63e5b72 -> e01975f97cb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 492c63e5b72 arm: Use move-if-change for updating regenerated files [PR93548] new e01975f97cb rs6000: Update constraint documentation The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 4 + gcc/ChangeLog | 4 + gcc/config/rs6000/constraints.md | 153 ++++++++++++++++++------------- gcc/doc/md.texi | 192 +++++++++++++++++++-------------------- 4 files changed, 190 insertions(+), 163 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-defconfig updated (eee6a45a130 -> 789a46f2d74)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-defconfig in repository toolchain/ci/llvm-project. from eee6a45a130 [CodeGenPrepare][test] Add REQUIRES to two tests after D73754 adds 17e91b7dd24 [X86][SSE] combineBitcastvxi1 - add pre-AVX512 v64i1 handling adds 0c78b646968 [X86][SSE] Add bitcast <128 x i1> %1 to <2 x i64> test case adds 9288bb8d206 [gn build] Delete stale AttributesCompatFunc after D72455/c [...] adds 5d86ac82a63 Fix a few spelling mistakes in comments. NFCI. adds 547a94ffa1b Regenerate bitcast test for upcoming patch. adds bf70494b940 [test] More tests to target specific directories after Code [...] adds a7bbe45a3e2 Build assume from call adds 928090f5fe9 [gn build] Port a7bbe45a3e2 adds 246262671f3 [X86] Cleanup the lrint/llrint/lround/llround tests a bit. adds ff50c8dcef4 Revert "[mlir][Linalg][doc] Add Design Document for the Lin [...] adds 34cd354ea96 [mlir][Linalg][doc] Add Design Document for the Linalg Dialect adds 9b84dabc5f3 build: only pass -UNDEBUG when compiling C/C++ adds ee85415dbb9 [X86] Use MVT::f80 for the result type of the FLD used to c [...] adds efcd09cea9a [clang-tidy] Fix false positive for cppcoreguidelines-init- [...] adds 8a68c40a1bf [clang-tidy] Added option for disabling const qualifiers in [...] adds d24d8af320f Fixed typo in CTE release notes failing build adds a43bf807886 build: attempt to repair the build adds db7d2ab03d9 [NFC] Fix helptext for opt/llc after https://reviews.llvm.o [...] adds aed488e3a4d [Driver] Move -fsemantic-interposition decision from cc1 to driver adds 7eeb9015285 [Driver] Fix fsemantic-interposition.c for Windows and Darwin adds c953409ff89 [OpenMP][Part 1] Reusable OpenMP context/traits handling adds 342357c5687 [Inliner][NoAlias] Use call site attributes too adds 47f309d9639 [gn build] Port c953409ff89 adds 578d2e2cb14 [llvm-extract] Add -keep-const-init commandline option adds 01377453089 [PM][CGSCC] Add a helper to update the call graph from SCC passes adds cf20fde1d1d [X86] Remove a couple unnecessary calls to ConvertCmpIfNecessary. adds afb41e3e074 [DebugInfo] Remove an unused method DWARFUnit::getDWARF5Hea [...] adds 3ecba396e91 [Driver][test] Change %itanium_abi_triple to generic ELF adds 368f7ee7a57 [Attributor] Propagate known information from `checkForAllC [...] adds 26d02b0f286 [Attributor] AANoRecurse check all call sites for `norecurse` adds 5cc5fce4b0d [Attributor][FIX] Try to resolve non-determinism problem for now adds dc04c54fc1f clang-format: [JS] document InsertTrailingCommas. adds 534aeb0b78a [LLDB] Fix GCC warnings about extra semicolon. NFC. adds 2dc45bf392f [OpenMP] Fix GCC warnings. NFC. adds 09dc884eb2e [libcxxabi] Fix layout of __cxa_exception for win64 adds f867c8e81f7 [PM][CGSCC] Add parentheses to avoid a GCC warning. NFC. adds b848b510a8d [llvm] Add a way to speed up the speed in which BumpPtrAllo [...] adds 549588698ff [mlir] NFC: Fix trivial typo in comment adds 2663a25fadf [JumpThreading] Half the duplicate threshold at Oz adds 283b5e733d1 [MLIR] Make gpu.launch implicitly capture uses of values de [...] adds 97d9a76afc9 [AMDGPU] Don't remove short branches over kills adds 5b2c5e261f1 [llvm-exegesis] Add pfm counters for Zen2 (znver2). adds 500c324fa13 [lldb] Increase the rate at which ConstString's memory allo [...] adds 75d9994a512 Fix broken invariant adds 1a7e688b0b5 Revert "[libcxx] Force-cache LIBCXX_CXX_ABI_LIBRARY_PATH" adds 0afdc7bed8a Revert "[lldb] Increase the rate at which ConstString's mem [...] adds da1fb2bed80 Revert "[llvm] Add a way to speed up the speed in which Bum [...] adds b79cb547121 [clangd] Refactor TUScheduler options into a struct. NFC adds 6b15a3d722a [clangd] TUScheduler::run() (i.e. workspace/symbol) counts [...] adds f00ab188f4e Make quick-append.test resilient to running in paths with ' [...] adds 7b6e49a2f02 Fixed a -Wunused-variable warning in no-assertion builds adds 3dcc1fc61b5 [MLIR][Linalg] Lower linalg.generic to ploops. adds 082dccac907 [llvm-exegesis] Restrict the range of allowable rounding co [...] adds eb5ee9275d7 [LLDB] Add missing declarations for linking to psapi adds 46e5603c8a0 Reland "[llvm] Add a way to speed up the speed in which Bum [...] adds ae5d3e8c511 Fix MSVC "result of 32-bit shift implicitly converted to 64 [...] adds bdbdf748225 [clang][AST] Add an AST matcher for deducedTemplateSpeializ [...] adds cf7e98e6f78 [ARM,MVE] Add intrinsics for vdupq. adds f8d4afc49ad [ARM,MVE] Add intrinsics for v[id]dupq and v[id]wdupq. adds 961530fdc9f [ARM,MVE] Fix vreinterpretq in big-endian mode. adds 9adbb6c468c [mlir] Fix link to 'Getting started with MLIR' adds 1271cde4745 [DebugInfo][test] Adjust line table unit length to account [...] adds f3fa4a34b62 [mlir] Drop customization hooks from StandardToLLVM conversion adds 7f4cb2e7b67 [lldb] Make the order in which ClusterManager calls destruc [...] adds 0ce57731da9 [clang] Add a missing change of bdbdf748225525bb18cd0ffeb51 [...] adds e0ea706a59b [mlir] ConvertStandardToLLVM: do not rely on command line o [...] adds 6423ae417e1 Allow modernize-use-using to apply to enumerations as well. adds b37d59353f6 [FPEnv][ARM] Add lowering of STRICT_FSETCC and STRICT_FSETCCS adds fc19465965a [Alignment][NFC] Use Align for code creating MemOp adds 5c8ba508b22 [NFC] unsigned->Register in storeRegTo/loadRegFromStack adds 24215fec9a6 [NFC][VE] format VEInstrInfo adds 95a9b828f3d AMDGPU/GlobalISel: Fix mem size in test adds e4bc55bd94b AMDGPU/GlobalISel: Reduce indentation adds eacca482446 [Concepts] Instantiate invented template type parameter typ [...] adds fad012bce1c Reland "[lldb] Increase the rate at which ConstString's mem [...] adds 8c16d8b235b Revert "[Concepts] Instantiate invented template type param [...] adds e78fb556c55 [InstCombine] reassociate splatted vector ops adds b99ed5c0b4f [Hexagon] Rename FeatureHasPreV65 to FeaturePreV65 adds 68cf574857c [FPEnv][AArch64] Add lowering of f128 STRICT_FSETCC adds 1ca740387b9 [OpenMP][OMPIRBuilder] Add Directives (master and critical) [...] adds 84959ae47f4 [Concepts] Instantiate invented template type parameter typ [...] adds 9dcfc7cd64a Revert "[OpenMP][OMPIRBuilder] Add Directives (master and c [...] adds 00b22df71d8 AMDGPU: Fix extra type mangling on llvm.amdgcn.if.break adds a9ee3ffbc07 [X86] Move BEXTR DemandedBits handling inside SimplifyDeman [...] adds 241c9a50b45 [X86] Add some initial BEXTR combine tests adds 7d4c23b349f [clang-tidy] Fix a false positive about C++17 deduced class [...] adds 07c9f7574d6 [VE] vaarg functions callers and callees adds 5c2e6207b7c [InstCombine] regenerate complete test checks; NFC adds cb8e69148db [OPENMP50]Basic parsing/sema analysis for order(concurrent) [...] adds 028579b51e5 [X86] FUCOMI/FCOMI instructions should Def FPSW not FPCW. adds 1cc3db1a660 build_llvm_package.bat: Use a short form of the git revision adds 8ead5df0b11 [X86] computeKnownBitsForTargetNode - add BEXTR support (PR39153) adds be9fe6aa8bd [VE] (fp)trunc+store & load+(fp)ext isel adds b3d7d1061dc Declare __builtin_strlen in StringRef.h as constexpr adds 333f2ad8b84 [Alignment][NFC] Use Align for getMemcpy/Memmove/Memset adds ad7b908b4ef [libFuzzer] Make dataflow and focus functions more user friendly. adds ff837aa63cd Actually, don't try to use __builtin_strlen in StringRef.h [...] adds 8c0e715eb28 [X86] BEXTR SimplifyDemandedBitsForTargetNode - length == 0 [...] adds 61621f826a5 [TargetLowering] SimplifyDemandedBits - add basic KnownBits [...] adds bdfcdb1fb3f HexagonOptAddrMode::changeStore - fix null dereference warn [...] adds b2e884bee7e [InstCombine] add tests for casted phi; NFC adds 05297b7cbe9 [AMDGPU] getMemOperandsWithOffset: add resource operand for [...] new bed4d9c8979 [ThinLTO] More efficient export computation (NFC) new a781521867e [OPENMP50]Codegen support for order(concurrent) clause. new 6c3252e5211 [OPENMP][DOCS]Update status of conditional lastprivate, NFC. new a59954051ef [InstCombine] Fix unused variable warning; NFC new 9eb74f609d6 [Examples] Link BitReader in ThinLtoJIT example new 1cc4f8d1724 [ARM] Expand vector reduction intrinsics on soft float new 789a46f2d74 [CodeGenModule] Assume dso_local for -fpic -fno-semantic-in [...] The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../cppcoreguidelines/InitVariablesCheck.cpp | 14 +- .../clang-tidy/llvm/LLVMTidyModule.cpp | 6 + .../clang-tidy/misc/UnusedUsingDeclsCheck.cpp | 10 + .../clang-tidy/modernize/UseUsingCheck.cpp | 24 +- .../clang-tidy/modernize/UseUsingCheck.h | 2 +- .../clang-tidy/readability/QualifiedAutoCheck.cpp | 55 +- .../clang-tidy/readability/QualifiedAutoCheck.h | 7 +- clang-tools-extra/clangd/ClangdServer.cpp | 17 +- clang-tools-extra/clangd/ClangdServer.h | 2 + clang-tools-extra/clangd/TUScheduler.cpp | 21 +- clang-tools-extra/clangd/TUScheduler.h | 27 +- .../clangd/unittests/TUSchedulerTests.cpp | 93 +- clang-tools-extra/docs/ReleaseNotes.rst | 5 + .../checks/readability-qualified-auto.rst | 76 +- .../modernize-use-using/modernize-use-using.h | 6 + .../checkers/cppcoreguidelines-init-variables.cpp | 6 + .../clang-tidy/checkers/llvm-qualified-auto.cpp | 21 + .../checkers/misc-unused-using-decls-cxx17.cpp | 30 + .../clang-tidy/checkers/modernize-use-using.cpp | 13 +- clang/docs/ClangFormatStyleOptions.rst | 20 + clang/docs/LibASTMatchersReference.html | 16 +- clang/docs/OpenMPSupport.rst | 4 +- clang/docs/ReleaseNotes.rst | 5 + clang/include/clang/AST/OpenMPClause.h | 79 + clang/include/clang/AST/RecursiveASTVisitor.h | 5 + clang/include/clang/ASTMatchers/ASTMatchers.h | 15 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +- clang/include/clang/Basic/OpenMPKinds.def | 28 + clang/include/clang/Basic/OpenMPKinds.h | 7 + clang/include/clang/Basic/arm_mve.td | 52 +- clang/include/clang/Basic/arm_mve_defs.td | 7 +- clang/include/clang/Sema/Sema.h | 6 + clang/lib/AST/OpenMPClause.cpp | 7 + clang/lib/AST/StmtProfile.cpp | 1 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 2 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/Basic/OpenMPKinds.cpp | 18 + clang/lib/CodeGen/CGBuiltin.cpp | 26 + clang/lib/CodeGen/CGStmtOpenMP.cpp | 18 +- clang/lib/CodeGen/CodeGenModule.cpp | 4 +- clang/lib/Driver/ToolChains/Clang.cpp | 9 +- clang/lib/Frontend/CompilerInvocation.cpp | 4 +- clang/lib/Parse/ParseOpenMP.cpp | 3 +- clang/lib/Sema/SemaOpenMP.cpp | 73 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 129 ++ clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 46 +- clang/lib/Sema/TreeTransform.h | 21 + clang/lib/Serialization/ASTReader.cpp | 9 + clang/lib/Serialization/ASTWriter.cpp | 7 + clang/test/CXX/expr/p10-0x.cpp | 4 +- clang/test/CodeGen/2006-05-19-SingleEltReturn.c | 4 +- .../CodeGen/2008-07-30-implicit-initialization.c | 6 +- ...7-31-promotion-of-compound-pointer-arithmetic.c | 6 +- clang/test/CodeGen/3dnow-builtins.c | 100 +- clang/test/CodeGen/_Bool-conversion.c | 2 +- clang/test/CodeGen/aapcs-align.cpp | 14 +- clang/test/CodeGen/aapcs64-align.cpp | 10 +- clang/test/CodeGen/aarch64-args.cpp | 20 +- .../test/CodeGen/aarch64-branch-protection-attr.c | 48 +- clang/test/CodeGen/aarch64-byval-temp.c | 4 +- clang/test/CodeGen/aarch64-neon-3v.c | 160 +- clang/test/CodeGen/aarch64-neon-across.c | 88 +- clang/test/CodeGen/aarch64-neon-dot-product.c | 24 +- clang/test/CodeGen/aarch64-neon-extract.c | 48 +- clang/test/CodeGen/aarch64-neon-fcvt-intrinsics.c | 42 +- clang/test/CodeGen/aarch64-neon-fma.c | 48 +- clang/test/CodeGen/aarch64-neon-fp16fml.c | 48 +- clang/test/CodeGen/aarch64-neon-ldst-one.c | 540 +++---- clang/test/CodeGen/aarch64-neon-scalar-copy.c | 48 +- .../CodeGen/aarch64-neon-scalar-x-indexed-elem.c | 84 +- clang/test/CodeGen/aarch64-neon-tbl.c | 144 +- clang/test/CodeGen/aarch64-neon-vcombine.c | 28 +- clang/test/CodeGen/aarch64-neon-vget-hilo.c | 56 +- clang/test/CodeGen/aarch64-poly128.c | 62 +- clang/test/CodeGen/aarch64-poly64.c | 96 +- clang/test/CodeGen/aarch64-tme.cpp | 2 +- clang/test/CodeGen/aarch64-varargs.c | 50 +- clang/test/CodeGen/aarch64-vpcs.c | 8 +- clang/test/CodeGen/address-space.c | 14 +- clang/test/CodeGen/alias.c | 30 +- clang/test/CodeGen/align-systemz.c | 4 +- clang/test/CodeGen/align_value.cpp | 2 +- clang/test/CodeGen/alignment.c | 2 +- clang/test/CodeGen/alloc-align-attr.c | 12 +- clang/test/CodeGen/altivec.c | 12 +- clang/test/CodeGen/arc/arguments.c | 44 +- clang/test/CodeGen/arc/struct-align.c | 4 +- clang/test/CodeGen/arm-aapcs-vfp.c | 2 +- clang/test/CodeGen/arm-cc.c | 6 +- clang/test/CodeGen/arm-float-helpers.c | 76 +- clang/test/CodeGen/arm-fp16-arguments.c | 24 +- clang/test/CodeGen/arm-homogenous.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/admin.c | 1252 --------------- clang/test/CodeGen/arm-mve-intrinsics/dup.c | 351 +++++ clang/test/CodeGen/arm-mve-intrinsics/idup.c | 1289 ++++++++++++++++ .../test/CodeGen/arm-mve-intrinsics/reinterpret.c | 1629 ++++++++++++++++++++ clang/test/CodeGen/arm-neon-directed-rounding.c | 30 +- clang/test/CodeGen/arm-neon-dot-product.c | 16 +- clang/test/CodeGen/arm-neon-fma.c | 8 +- clang/test/CodeGen/arm-neon-numeric-maxmin.c | 8 +- clang/test/CodeGen/arm-neon-vcvtX.c | 32 +- clang/test/CodeGen/arm-pcs.c | 2 +- clang/test/CodeGen/arm-varargs.c | 36 +- clang/test/CodeGen/arm-vfp16-arguments.c | 36 +- clang/test/CodeGen/arm-vfp16-arguments2.cpp | 30 +- clang/test/CodeGen/arm64-aapcs-arguments.c | 6 +- clang/test/CodeGen/arm64-mte.c | 26 +- clang/test/CodeGen/arm_function_epilog.cpp | 2 +- clang/test/CodeGen/asm-label.c | 2 +- clang/test/CodeGen/assign.c | 4 +- clang/test/CodeGen/atomics-inlining.c | 10 +- clang/test/CodeGen/attr-msp430.c | 2 +- clang/test/CodeGen/attr-target-mv.c | 54 +- clang/test/CodeGen/attr-weakref.c | 4 +- clang/test/CodeGen/attr-weakref2.c | 4 +- clang/test/CodeGen/attr-x86-interrupt.c | 8 +- clang/test/CodeGen/attributes.c | 32 +- clang/test/CodeGen/avr-builtins.c | 30 +- clang/test/CodeGen/avr/attributes/interrupt.c | 2 +- clang/test/CodeGen/avr/attributes/signal.c | 2 +- clang/test/CodeGen/bitfield-2.c | 16 +- clang/test/CodeGen/blocks.c | 6 +- clang/test/CodeGen/bool-convert.c | 10 +- clang/test/CodeGen/bool-init.c | 2 +- clang/test/CodeGen/bool_test.c | 4 +- clang/test/CodeGen/builtin-align.c | 12 +- clang/test/CodeGen/builtin-constant-p.c | 4 +- clang/test/CodeGen/builtin-expect.c | 12 +- clang/test/CodeGen/builtin-ms-noop.cpp | 8 +- clang/test/CodeGen/builtin-unpredictable.c | 2 +- clang/test/CodeGen/builtins-arm.c | 36 +- clang/test/CodeGen/builtins-ppc-altivec.c | 30 +- clang/test/CodeGen/builtins-ppc-crypto.c | 58 +- clang/test/CodeGen/builtins-ppc-htm.c | 2 +- clang/test/CodeGen/builtins-ppc-p7.c | 10 +- clang/test/CodeGen/builtins-ppc-p8vector.c | 2 +- clang/test/CodeGen/builtins-ppc-quadword.c | 2 +- clang/test/CodeGen/builtins-ppc-vsx.c | 4 +- clang/test/CodeGen/builtins-ppc.c | 2 +- clang/test/CodeGen/c11atomics.c | 14 +- ...-assumption-attribute-align_value-on-lvalue.cpp | 2 +- ...ssumption-attribute-align_value-on-paramvar.cpp | 4 +- ...-attribute-alloc_align-on-function-variable.cpp | 4 +- ...ssumption-attribute-alloc_align-on-function.cpp | 4 +- ...ibute-assume_aligned-on-function-two-params.cpp | 4 +- ...mption-attribute-assume_aligned-on-function.cpp | 4 +- ...uiltin_assume_aligned-three-params-variable.cpp | 2 +- ...umption-builtin_assume_aligned-three-params.cpp | 2 +- ...ssumption-builtin_assume_aligned-two-params.cpp | 2 +- .../CodeGen/catch-alignment-assumption-openmp.cpp | 2 +- ...-nullptr-and-nonzero-offset-in-offsetof-idiom.c | 4 +- ...tr-and-nonzero-offset-when-nullptr-is-defined.c | 2 +- .../CodeGen/catch-nullptr-and-nonzero-offset.c | 32 +- .../test/CodeGen/catch-pointer-overflow-volatile.c | 2 +- clang/test/CodeGen/catch-pointer-overflow.c | 16 +- .../test/CodeGen/cfi-icall-canonical-jump-tables.c | 4 +- clang/test/CodeGen/cfi-icall-cross-dso2.c | 2 +- clang/test/CodeGen/cfi-icall-generalize.c | 2 +- clang/test/CodeGen/cfstring-elf-cfbuild-x86_64.c | 4 +- clang/test/CodeGen/clang-sections-attribute.c | 10 +- clang/test/CodeGen/cleanup-destslot-simple.c | 2 +- clang/test/CodeGen/const-arithmetic.c | 4 +- clang/test/CodeGen/const-init.c | 44 +- clang/test/CodeGen/decl-in-prototype.c | 4 +- clang/test/CodeGen/default-address-space.c | 16 +- clang/test/CodeGen/default-function-attr.c | 2 +- clang/test/CodeGen/designated-initializers.c | 16 +- clang/test/CodeGen/dllexport-1.c | 6 +- clang/test/CodeGen/dso-local-executable.c | 6 +- clang/test/CodeGen/enable_if.c | 10 +- clang/test/CodeGen/exceptions.c | 2 +- clang/test/CodeGen/exprs.c | 16 +- clang/test/CodeGen/flatten.c | 2 +- clang/test/CodeGen/flexible-array-init.c | 4 +- clang/test/CodeGen/fp16-ops.c | 2 +- clang/test/CodeGen/function-attributes.c | 30 +- clang/test/CodeGen/functions.c | 8 +- clang/test/CodeGen/global-decls.c | 6 +- clang/test/CodeGen/global-init.c | 12 +- clang/test/CodeGen/iamcu-abi.c | 8 +- clang/test/CodeGen/ifunc.c | 4 +- clang/test/CodeGen/init-memset.c | 16 +- clang/test/CodeGen/init.c | 14 +- clang/test/CodeGen/inline.c | 58 +- clang/test/CodeGen/lanai-arguments.c | 22 +- clang/test/CodeGen/le32-arguments.c | 18 +- clang/test/CodeGen/le32-libcall-pow.c | 2 +- clang/test/CodeGen/le32-vaarg.c | 6 +- clang/test/CodeGen/libcalls.c | 14 +- clang/test/CodeGen/lifetime-debuginfo-1.c | 2 +- clang/test/CodeGen/lifetime-debuginfo-2.c | 2 +- clang/test/CodeGen/link-bitcode-file.c | 6 +- clang/test/CodeGen/long-call-attr.c | 4 +- clang/test/CodeGen/long_double_fp128.cpp | 14 +- clang/test/CodeGen/malign-double-x86-nacl.c | 6 +- clang/test/CodeGen/malign-double.cpp | 66 +- clang/test/CodeGen/mangle-windows.c | 16 +- clang/test/CodeGen/mbackchain.c | 2 +- clang/test/CodeGen/mcu-struct-return.c | 12 +- clang/test/CodeGen/micromips-attr.c | 4 +- clang/test/CodeGen/microsoft-call-conv.c | 8 +- clang/test/CodeGen/mips-byval-arg.c | 4 +- clang/test/CodeGen/mips-interrupt-attr.c | 18 +- clang/test/CodeGen/mips-transparent-union.c | 2 +- clang/test/CodeGen/mips-varargs.c | 16 +- clang/test/CodeGen/mips-vector-arg.c | 8 +- clang/test/CodeGen/mips-vector-return.c | 6 +- clang/test/CodeGen/mips-zero-sized-struct.c | 6 +- clang/test/CodeGen/mips16-attr.c | 4 +- clang/test/CodeGen/mips64-class-return.cpp | 8 +- clang/test/CodeGen/mips64-padding-arg.c | 10 +- clang/test/CodeGen/mrtd.c | 6 +- clang/test/CodeGen/ms_abi.c | 8 +- clang/test/CodeGen/ms_abi_aarch64.c | 4 +- clang/test/CodeGen/no-builtin.cpp | 22 +- clang/test/CodeGen/noduplicate-cxx11-test.cpp | 2 +- clang/test/CodeGen/nvptx-abi.c | 2 +- clang/test/CodeGen/packed-arrays.c | 54 +- clang/test/CodeGen/packed-structure.c | 40 +- clang/test/CodeGen/partial-reinitialization1.c | 4 +- clang/test/CodeGen/patchable-function-entry.c | 16 +- clang/test/CodeGen/powerpc_types.c | 6 +- clang/test/CodeGen/ppc-signbit.c | 2 +- clang/test/CodeGen/ppc64-align-struct.c | 26 +- clang/test/CodeGen/ppc64-complex-parms.c | 32 +- clang/test/CodeGen/ppc64-complex-return.c | 32 +- clang/test/CodeGen/ppc64-dwarf.c | 2 +- clang/test/CodeGen/ppc64-elf-abi.c | 4 +- clang/test/CodeGen/ppc64-extend.c | 8 +- clang/test/CodeGen/ppc64-inline-asm.c | 2 +- clang/test/CodeGen/ppc64-long-double.cpp | 12 +- clang/test/CodeGen/ppc64-qpx-vector.c | 6 +- clang/test/CodeGen/ppc64-soft-float.c | 44 +- clang/test/CodeGen/ppc64-struct-onefloat.c | 4 +- clang/test/CodeGen/ppc64-struct-onevect.c | 2 +- clang/test/CodeGen/ppc64-vector.c | 14 +- clang/test/CodeGen/ppc64le-aggregates.c | 90 +- clang/test/CodeGen/ppc64le-f128Aggregates.c | 24 +- clang/test/CodeGen/pr25786.c | 8 +- clang/test/CodeGen/pr34021.c | 4 +- clang/test/CodeGen/pr9614.c | 2 +- clang/test/CodeGen/pragma-weak.c | 2 +- clang/test/CodeGen/prefetchw-builtins.c | 4 +- clang/test/CodeGen/redefine_extname.c | 2 +- clang/test/CodeGen/regcall.c | 60 +- clang/test/CodeGen/regparm.c | 2 +- clang/test/CodeGen/riscv-inline-asm.c | 10 +- clang/test/CodeGen/riscv32-ilp32-abi.c | 8 +- clang/test/CodeGen/riscv32-ilp32-ilp32f-abi.c | 8 +- .../test/CodeGen/riscv32-ilp32-ilp32f-ilp32d-abi.c | 76 +- clang/test/CodeGen/riscv32-ilp32d-abi.c | 106 +- clang/test/CodeGen/riscv32-ilp32f-abi.c | 14 +- clang/test/CodeGen/riscv32-ilp32f-ilp32d-abi.c | 96 +- clang/test/CodeGen/riscv64-lp64-abi.c | 4 +- clang/test/CodeGen/riscv64-lp64-lp64f-abi.c | 4 +- clang/test/CodeGen/riscv64-lp64-lp64f-lp64d-abi.c | 68 +- clang/test/CodeGen/riscv64-lp64d-abi.c | 96 +- clang/test/CodeGen/riscv64-lp64f-lp64d-abi.c | 92 +- .../CodeGen/sanitize-address-field-padding.cpp | 6 +- clang/test/CodeGen/semantic-interposition.c | 17 +- clang/test/CodeGen/sparc-arguments.c | 2 +- clang/test/CodeGen/sparc-vaarg.c | 6 +- clang/test/CodeGen/sparcv8-abi.c | 6 +- clang/test/CodeGen/sparcv8-inline-asm.c | 2 +- clang/test/CodeGen/sparcv9-abi.c | 30 +- clang/test/CodeGen/sparcv9-dwarf.c | 2 +- clang/test/CodeGen/spir-half-type.cpp | 2 +- clang/test/CodeGen/stackrealign-main.c | 4 +- clang/test/CodeGen/stdcall-fastcall.c | 30 +- clang/test/CodeGen/switch.c | 20 +- clang/test/CodeGen/systemz-abi-vector.c | 180 +-- clang/test/CodeGen/systemz-abi.c | 106 +- clang/test/CodeGen/systemz-abi.cpp | 2 +- clang/test/CodeGen/systemz-inline-asm.c | 36 +- clang/test/CodeGen/thread-specifier.c | 10 +- clang/test/CodeGen/tls-model.c | 24 +- clang/test/CodeGen/transparent-union-redecl.c | 10 +- clang/test/CodeGen/transparent-union.c | 4 +- clang/test/CodeGen/ubsan-asan-noreturn.c | 2 +- clang/test/CodeGen/ubsan-function.cpp | 4 +- clang/test/CodeGen/unaligned-decl.c | 4 +- clang/test/CodeGen/union-tbaa1.c | 2 +- clang/test/CodeGen/unsigned-overflow-minimal.c | 6 +- clang/test/CodeGen/unwind-attr.c | 12 +- clang/test/CodeGen/variadic-null-win64.c | 2 +- clang/test/CodeGen/visibility.c | 18 +- clang/test/CodeGen/vla.c | 18 +- clang/test/CodeGen/volatile-complex.c | 8 +- .../test/CodeGen/x86-inline-asm-min-vector-width.c | 12 +- clang/test/CodeGen/x86-long-double.cpp | 20 +- clang/test/CodeGen/x86-soft-float.c | 4 +- clang/test/CodeGen/x86-vec-i128.c | 16 +- clang/test/CodeGen/x86_32-arguments-iamcu.c | 32 +- clang/test/CodeGen/x86_32-arguments-linux.c | 2 +- clang/test/CodeGen/x86_32-arguments-nommx.c | 4 +- clang/test/CodeGen/x86_64-arguments-nacl.c | 26 +- clang/test/CodeGen/x86_64-arguments.c | 92 +- clang/test/CodeGen/x86_64-floatvectors.c | 14 +- clang/test/CodeGen/x86_64-longdouble.c | 54 +- clang/test/CodeGen/xcore-abi.c | 6 +- clang/test/CodeGen/xcore-abi.cpp | 4 +- clang/test/CodeGen/xray-always-instrument.cpp | 6 +- clang/test/CodeGen/xray-attr-list.cpp | 8 +- .../CodeGen/xray-attributes-noxray-supported.cpp | 4 +- clang/test/CodeGen/xray-attributes-supported.cpp | 4 +- clang/test/CodeGen/xray-ignore-loops.cpp | 2 +- clang/test/CodeGen/xray-imbue-arg1.cpp | 4 +- clang/test/CodeGen/xray-instruction-threshold.cpp | 4 +- .../test/CodeGen/xray-instrumentation-bundles.cpp | 2 +- clang/test/CodeGen/xray-log-args.cpp | 4 +- clang/test/CodeGen/xray-never-instrument.cpp | 6 +- clang/test/CodeGen/zvector.c | 68 +- .../CodeGenCXX/2009-05-04-PureConstNounwind.cpp | 2 +- .../test/CodeGenCXX/2011-12-19-init-list-ctor.cpp | 2 +- clang/test/CodeGenCXX/aarch64-arguments.cpp | 2 +- clang/test/CodeGenCXX/alloca-align.cpp | 6 +- .../test/CodeGenCXX/amdgcn-automatic-variable.cpp | 14 +- clang/test/CodeGenCXX/amdgcn-func-arg.cpp | 12 +- clang/test/CodeGenCXX/amdgcn-string-literal.cpp | 8 +- clang/test/CodeGenCXX/amdgcn_declspec_get.cpp | 2 +- clang/test/CodeGenCXX/arm64-darwinpcs.cpp | 8 +- clang/test/CodeGenCXX/attr-callback.cpp | 12 +- clang/test/CodeGenCXX/attr-cpuspecific.cpp | 6 +- ...tantiation.dont_assume_extern_instantiation.cpp | 10 +- clang/test/CodeGenCXX/attr-target-mv-func-ptrs.cpp | 2 +- ...used-member-function-implicit-instantiation.cpp | 2 +- clang/test/CodeGenCXX/attr-x86-interrupt.cpp | 12 +- clang/test/CodeGenCXX/attr.cpp | 4 +- clang/test/CodeGenCXX/auto-variable-template.cpp | 4 +- clang/test/CodeGenCXX/bitfield.cpp | 88 +- clang/test/CodeGenCXX/bool-bitfield.cpp | 2 +- clang/test/CodeGenCXX/builtin-calling-conv.cpp | 4 +- .../CodeGenCXX/builtin-is-constant-evaluated.cpp | 18 +- clang/test/CodeGenCXX/builtin-launder.cpp | 48 +- .../CodeGenCXX/builtin-operator-new-delete.cpp | 6 +- clang/test/CodeGenCXX/builtin_LINE.cpp | 12 +- ...ullptr-and-nonzero-offset-in-offsetof-idiom.cpp | 4 +- clang/test/CodeGenCXX/catch-undef-behavior.cpp | 24 +- clang/test/CodeGenCXX/char8_t.cpp | 4 +- clang/test/CodeGenCXX/clang-sections-tentative.c | 12 +- clang/test/CodeGenCXX/clang-sections.cpp | 36 +- clang/test/CodeGenCXX/compound-literals.cpp | 6 +- clang/test/CodeGenCXX/conditional-gnu-ext.cpp | 8 +- clang/test/CodeGenCXX/conditional-temporaries.cpp | 2 +- clang/test/CodeGenCXX/const-init-cxx11.cpp | 2 +- clang/test/CodeGenCXX/const-init-cxx2a.cpp | 14 +- clang/test/CodeGenCXX/constructor-alias.cpp | 2 +- .../constructor-destructor-return-this.cpp | 62 +- clang/test/CodeGenCXX/copy-constructor-elim-2.cpp | 6 +- clang/test/CodeGenCXX/ctor-dtor-alias.cpp | 2 +- clang/test/CodeGenCXX/cxx0x-delegating-ctors.cpp | 2 +- clang/test/CodeGenCXX/cxx0x-initializer-array.cpp | 12 +- .../CodeGenCXX/cxx0x-initializer-constructors.cpp | 8 +- ...x0x-initializer-stdinitializerlist-startend.cpp | 8 +- .../cxx0x-initializer-stdinitializerlist.cpp | 36 +- clang/test/CodeGenCXX/cxx11-extern-constexpr.cpp | 10 +- .../CodeGenCXX/cxx11-initializer-aggregate.cpp | 8 +- .../CodeGenCXX/cxx11-thread-local-reference.cpp | 6 +- .../CodeGenCXX/cxx11-thread-local-visibility.cpp | 2 +- clang/test/CodeGenCXX/cxx11-thread-local.cpp | 12 +- .../test/CodeGenCXX/cxx1y-deduced-return-type.cpp | 2 +- clang/test/CodeGenCXX/cxx1y-init-captures-eh.cpp | 6 +- clang/test/CodeGenCXX/cxx1y-init-captures.cpp | 8 +- .../CodeGenCXX/cxx1y-initializer-aggregate.cpp | 8 +- clang/test/CodeGenCXX/cxx1y-sized-deallocation.cpp | 14 +- clang/test/CodeGenCXX/cxx1y-variable-template.cpp | 2 +- clang/test/CodeGenCXX/cxx1z-decomposition.cpp | 20 +- .../CodeGenCXX/cxx1z-initializer-aggregate.cpp | 10 +- clang/test/CodeGenCXX/cxx1z-inline-variables.cpp | 32 +- clang/test/CodeGenCXX/cxx2a-destroying-delete.cpp | 4 +- .../CodeGenCXX/cxx2a-thread-local-constinit.cpp | 8 +- clang/test/CodeGenCXX/debug-info.cpp | 4 +- clang/test/CodeGenCXX/default_calling_conv.cpp | 34 +- clang/test/CodeGenCXX/delete-two-arg.cpp | 8 +- clang/test/CodeGenCXX/derived-cast.cpp | 2 +- clang/test/CodeGenCXX/designated-init.cpp | 6 +- clang/test/CodeGenCXX/devirtualize-dtor-final.cpp | 6 +- .../devirtualize-virtual-function-calls-final.cpp | 36 +- .../devirtualize-virtual-function-calls.cpp | 2 +- clang/test/CodeGenCXX/exceptions.cpp | 36 +- clang/test/CodeGenCXX/explicit-instantiation.cpp | 30 +- clang/test/CodeGenCXX/extern-section-attribute.cpp | 2 +- clang/test/CodeGenCXX/fastcall.cpp | 4 +- clang/test/CodeGenCXX/flatten.cpp | 2 +- clang/test/CodeGenCXX/float128-declarations.cpp | 28 +- clang/test/CodeGenCXX/fp16-mangle.cpp | 6 +- clang/test/CodeGenCXX/global-dtor-no-atexit.cpp | 2 +- clang/test/CodeGenCXX/homogeneous-aggregates.cpp | 44 +- .../test/CodeGenCXX/implicit-record-visibility.cpp | 2 +- clang/test/CodeGenCXX/inheriting-constructor.cpp | 28 +- clang/test/CodeGenCXX/init-invariant.cpp | 10 +- .../CodeGenCXX/initializer-list-ctor-order.cpp | 4 +- .../test/CodeGenCXX/invariant.group-for-vptrs.cpp | 8 +- clang/test/CodeGenCXX/key-function-vtable.cpp | 2 +- .../test/CodeGenCXX/linetable-virtual-variadic.cpp | 4 +- clang/test/CodeGenCXX/mangle-win64-ccs.cpp | 2 +- clang/test/CodeGenCXX/member-function-pointers.cpp | 28 +- clang/test/CodeGenCXX/microsoft-abi-default-cc.cpp | 12 +- .../CodeGenCXX/microsoft-abi-sret-and-byval.cpp | 36 +- .../test/CodeGenCXX/microsoft-uuidof-mangling.cpp | 10 +- clang/test/CodeGenCXX/microsoft-uuidof.cpp | 24 +- clang/test/CodeGenCXX/mips-size_t-ptrdiff_t.cpp | 12 +- clang/test/CodeGenCXX/new-alias.cpp | 2 +- .../test/CodeGenCXX/new-array-init-exceptions.cpp | 4 +- clang/test/CodeGenCXX/new-array-init.cpp | 24 +- clang/test/CodeGenCXX/new-overflow.cpp | 18 +- clang/test/CodeGenCXX/new.cpp | 28 +- clang/test/CodeGenCXX/no-elide-constructors.cpp | 2 +- clang/test/CodeGenCXX/no-odr-use.cpp | 8 +- clang/test/CodeGenCXX/no-unique-address.cpp | 22 +- clang/test/CodeGenCXX/nrvo.cpp | 26 +- clang/test/CodeGenCXX/powerpc-byval.cpp | 2 +- clang/test/CodeGenCXX/pr12251.cpp | 36 +- clang/test/CodeGenCXX/pr13396.cpp | 12 +- clang/test/CodeGenCXX/pr31054.cpp | 2 +- clang/test/CodeGenCXX/pr9130.cpp | 2 +- clang/test/CodeGenCXX/pragma-visibility.cpp | 6 +- clang/test/CodeGenCXX/redefine_extname.cpp | 2 +- clang/test/CodeGenCXX/regcall.cpp | 22 +- clang/test/CodeGenCXX/rtti-qualfn.cpp | 10 +- clang/test/CodeGenCXX/stack-reuse-exceptions.cpp | 6 +- clang/test/CodeGenCXX/stack-reuse.cpp | 14 +- clang/test/CodeGenCXX/static-data-member.cpp | 6 +- clang/test/CodeGenCXX/static-init-4.cpp | 2 +- clang/test/CodeGenCXX/static-init.cpp | 24 +- .../static-initializer-branch-weights.cpp | 2 +- .../CodeGenCXX/static-local-in-local-class.cpp | 12 +- ...tic-member-variable-explicit-specialization.cpp | 2 +- clang/test/CodeGenCXX/std-byte.cpp | 4 +- clang/test/CodeGenCXX/template-anonymous-types.cpp | 12 +- clang/test/CodeGenCXX/thiscall-struct-return.cpp | 2 +- clang/test/CodeGenCXX/throw-expression-cleanup.cpp | 2 +- clang/test/CodeGenCXX/throw-expressions.cpp | 8 +- clang/test/CodeGenCXX/thunk-linkonce-odr.cpp | 4 +- clang/test/CodeGenCXX/thunk-returning-memptr.cpp | 2 +- clang/test/CodeGenCXX/thunks.cpp | 30 +- clang/test/CodeGenCXX/type-metadata.cpp | 4 +- clang/test/CodeGenCXX/ubsan-function-noexcept.cpp | 4 +- clang/test/CodeGenCXX/ubsan-vtable-checks.cpp | 6 +- clang/test/CodeGenCXX/uncopyable-args.cpp | 44 +- clang/test/CodeGenCXX/virt-dtor-key.cpp | 2 +- .../CodeGenCXX/virtual-function-elimination.cpp | 10 +- .../visibility-inlines-hidden-staticvar.cpp | 38 +- .../test/CodeGenCXX/visibility-inlines-hidden.cpp | 8 +- clang/test/CodeGenCXX/vla-consruct.cpp | 2 +- clang/test/CodeGenCXX/vla.cpp | 2 +- clang/test/CodeGenCXX/vtable-key-function-arm.cpp | 4 +- clang/test/CodeGenCXX/vtable-linkage.cpp | 8 +- clang/test/CodeGenCXX/x86_64-arguments-avx.cpp | 8 +- .../test/CodeGenCXX/x86_64-arguments-nacl-x32.cpp | 16 +- clang/test/CodeGenCXX/x86_64-arguments.cpp | 14 +- .../CodeGenCoroutines/coro-await-resume-eh.cpp | 2 +- clang/test/CodeGenCoroutines/coro-cleanup.cpp | 4 +- clang/test/CodeGenCoroutines/coro-gro-nrvo.cpp | 4 +- clang/test/CodeGenCoroutines/coro-gro.cpp | 2 +- clang/test/CodeGenCoroutines/coro-lambda.cpp | 2 +- clang/test/CodeGenCoroutines/coro-params.cpp | 4 +- clang/test/CodeGenCoroutines/coro-ret-void.cpp | 4 +- clang/test/Driver/clang_f_opts.c | 2 - clang/test/Driver/fsemantic-interposition.c | 9 + clang/test/Modules/codegen-extern-template.cpp | 2 +- clang/test/Modules/initializers.cpp | 16 +- clang/test/Modules/var-templates.cpp | 2 +- clang/test/OpenMP/allocate_codegen.cpp | 10 +- clang/test/OpenMP/constexpr_codegen.cpp | 2 +- clang/test/OpenMP/declare_variant_mixed_codegen.c | 2 +- .../OpenMP/distribute_parallel_for_ast_print.cpp | 35 +- .../OpenMP/distribute_parallel_for_messages.cpp | 21 +- .../distribute_parallel_for_simd_ast_print.cpp | 4 +- .../distribute_parallel_for_simd_misc_messages.c | 15 + clang/test/OpenMP/distribute_simd_ast_print.cpp | 4 +- clang/test/OpenMP/distribute_simd_misc_messages.c | 15 + clang/test/OpenMP/for_ast_print.cpp | 4 +- clang/test/OpenMP/for_codegen.cpp | 24 +- clang/test/OpenMP/for_misc_messages.c | 21 +- clang/test/OpenMP/for_private_codegen.cpp | 2 +- clang/test/OpenMP/for_simd_ast_print.cpp | 4 +- clang/test/OpenMP/for_simd_misc_messages.c | 15 + .../test/OpenMP/master_taskloop_simd_ast_print.cpp | 4 +- .../nvptx_declare_target_var_ctor_dtor_codegen.cpp | 2 +- ...nvptx_target_requires_unified_shared_memory.cpp | 4 +- clang/test/OpenMP/openmp_offload_registration.cpp | 4 +- clang/test/OpenMP/parallel_codegen.cpp | 2 +- .../test/OpenMP/parallel_firstprivate_codegen.cpp | 4 +- clang/test/OpenMP/parallel_for_ast_print.cpp | 4 +- clang/test/OpenMP/parallel_for_messages.cpp | 21 +- clang/test/OpenMP/parallel_for_simd_ast_print.cpp | 4 +- .../test/OpenMP/parallel_for_simd_misc_messages.c | 15 + clang/test/OpenMP/parallel_master_codegen.cpp | 12 +- .../parallel_master_taskloop_simd_ast_print.cpp | 4 +- clang/test/OpenMP/parallel_private_codegen.cpp | 2 +- clang/test/OpenMP/sections_private_codegen.cpp | 2 +- clang/test/OpenMP/simd_ast_print.cpp | 4 +- clang/test/OpenMP/simd_metadata.c | 36 +- clang/test/OpenMP/simd_misc_messages.c | 15 + clang/test/OpenMP/single_codegen.cpp | 8 +- clang/test/OpenMP/single_private_codegen.cpp | 2 +- .../test/OpenMP/target_codegen_global_capture.cpp | 8 +- clang/test/OpenMP/target_codegen_registration.cpp | 36 +- .../OpenMP/target_data_use_device_ptr_codegen.cpp | 2 +- clang/test/OpenMP/target_defaultmap_codegen.cpp | 2 +- clang/test/OpenMP/target_is_device_ptr_codegen.cpp | 2 +- clang/test/OpenMP/target_map_codegen.cpp | 2 +- .../target_parallel_codegen_registration.cpp | 36 +- .../test/OpenMP/target_parallel_for_ast_print.cpp | 16 +- .../target_parallel_for_codegen_registration.cpp | 36 +- clang/test/OpenMP/target_parallel_for_messages.cpp | 21 +- .../OpenMP/target_parallel_for_simd_ast_print.cpp | 4 +- ...rget_parallel_for_simd_codegen_registration.cpp | 36 +- .../target_parallel_for_simd_loop_messages.cpp | 49 +- clang/test/OpenMP/target_simd_ast_print.cpp | 4 +- .../OpenMP/target_simd_codegen_registration.cpp | 36 +- clang/test/OpenMP/target_simd_loop_messages.cpp | 49 +- .../OpenMP/target_teams_codegen_registration.cpp | 36 +- ...arget_teams_distribute_codegen_registration.cpp | 36 +- ...arget_teams_distribute_firstprivate_codegen.cpp | 12 +- ...get_teams_distribute_parallel_for_ast_print.cpp | 18 +- ...istribute_parallel_for_firstprivate_codegen.cpp | 12 +- ...rget_teams_distribute_parallel_for_messages.cpp | 23 +- ...teams_distribute_parallel_for_order_codegen.cpp | 44 + ...ams_distribute_parallel_for_private_codegen.cpp | 2 +- ...eams_distribute_parallel_for_simd_ast_print.cpp | 16 +- ...bute_parallel_for_simd_codegen_registration.cpp | 36 +- ...bute_parallel_for_simd_firstprivate_codegen.cpp | 12 +- ..._distribute_parallel_for_simd_loop_messages.cpp | 49 +- ...istribute_parallel_for_simd_private_codegen.cpp | 2 +- .../target_teams_distribute_private_codegen.cpp | 12 +- .../target_teams_distribute_simd_ast_print.cpp | 4 +- ..._teams_distribute_simd_codegen_registration.cpp | 36 +- ..._teams_distribute_simd_firstprivate_codegen.cpp | 12 +- .../target_teams_distribute_simd_misc_messages.c | 15 + ...arget_teams_distribute_simd_private_codegen.cpp | 12 +- clang/test/OpenMP/taskloop_simd_ast_print.cpp | 4 +- clang/test/OpenMP/taskloop_simd_misc_messages.c | 15 + .../teams_distribute_firstprivate_codegen.cpp | 12 +- .../teams_distribute_parallel_for_ast_print.cpp | 16 +- ...istribute_parallel_for_firstprivate_codegen.cpp | 12 +- .../teams_distribute_parallel_for_messages.cpp | 26 +- ...ams_distribute_parallel_for_private_codegen.cpp | 12 +- ...eams_distribute_parallel_for_simd_ast_print.cpp | 4 +- ...bute_parallel_for_simd_firstprivate_codegen.cpp | 12 +- ...teams_distribute_parallel_for_simd_messages.cpp | 20 + ...istribute_parallel_for_simd_private_codegen.cpp | 12 +- .../OpenMP/teams_distribute_private_codegen.cpp | 12 +- .../OpenMP/teams_distribute_simd_ast_print.cpp | 4 +- .../teams_distribute_simd_firstprivate_codegen.cpp | 12 +- .../test/OpenMP/teams_distribute_simd_messages.cpp | 20 + .../teams_distribute_simd_private_codegen.cpp | 12 +- clang/test/OpenMP/teams_private_codegen.cpp | 2 +- clang/test/OpenMP/threadprivate_codegen.cpp | 16 +- clang/test/PCH/chain-pending-instantiations.cpp | 2 +- clang/test/Sema/arm-mve-immediates.c | 17 + .../attr-on-explicit-template-instantiation.cpp | 2 +- .../cxx03-aligned-allocation-unscoped-enum.cpp | 2 +- .../instantiate-abbreviated-template.cpp | 29 + clang/tools/libclang/CIndex.cpp | 1 + .../unittests/ASTMatchers/ASTMatchersNodeTest.cpp | 6 + clang/utils/TableGen/MveEmitter.cpp | 13 +- compiler-rt/lib/fuzzer/FuzzerDataFlowTrace.cpp | 5 + compiler-rt/lib/fuzzer/FuzzerTracePC.cpp | 8 +- compiler-rt/test/fuzzer/dataflow.test | 6 + .../{target-function.test => focus-function.test} | 4 +- libcxx/test/CMakeLists.txt | 2 +- libcxxabi/src/cxa_exception.h | 10 +- lldb/include/lldb/Utility/SharedCluster.h | 19 +- lldb/source/Host/CMakeLists.txt | 3 + .../RenderScriptRuntime/RenderScriptRuntime.h | 2 +- .../Plugins/Process/Windows/Common/CMakeLists.txt | 1 + lldb/source/Utility/ConstString.cpp | 32 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 5 +- llvm/docs/CommandGuide/llvm-extract.rst | 4 + llvm/examples/ThinLtoJIT/CMakeLists.txt | 1 + llvm/include/llvm/ADT/SetOperations.h | 21 + llvm/include/llvm/ADT/StringRef.h | 3 +- llvm/include/llvm/Analysis/CGSCCPassManager.h | 10 + .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 9 +- llvm/include/llvm/CodeGen/MachineFrameInfo.h | 20 + llvm/include/llvm/CodeGen/SelectionDAG.h | 40 +- llvm/include/llvm/CodeGen/TargetCallingConv.h | 10 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 4 +- llvm/include/llvm/CodeGen/TargetLowering.h | 16 +- llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 20 - llvm/include/llvm/Frontend/OpenMP/OMPContext.h | 171 ++ llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 132 ++ llvm/include/llvm/IR/Attributes.h | 4 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/IR/IntrinsicsARM.td | 20 + llvm/include/llvm/Support/Allocator.h | 39 +- llvm/include/llvm/Support/KnownBits.h | 7 + llvm/include/llvm/Transforms/IPO.h | 6 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 12 +- .../include/llvm/Transforms/Scalar/JumpThreading.h | 1 + .../llvm/Transforms/Utils/KnowledgeRetention.h | 41 + llvm/lib/Analysis/CGSCCPassManager.cpp | 70 +- llvm/lib/CodeGen/CallingConvLower.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 55 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 126 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 39 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 6 + llvm/lib/Frontend/OpenMP/CMakeLists.txt | 1 + llvm/lib/Frontend/OpenMP/OMPContext.cpp | 400 +++++ llvm/lib/IR/Attributes.cpp | 23 + llvm/lib/IR/Core.cpp | 11 +- llvm/lib/Passes/PassBuilder.cpp | 1 + llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 18 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.h | 4 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 251 +-- llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 13 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 18 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 4 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 3 + llvm/lib/Target/ARC/ARCISelLowering.cpp | 10 +- llvm/lib/Target/ARC/ARCInstrInfo.cpp | 4 +- llvm/lib/Target/ARC/ARCInstrInfo.h | 4 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 4 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 4 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 88 ++ llvm/lib/Target/ARM/ARMISelLowering.cpp | 74 +- llvm/lib/Target/ARM/ARMISelLowering.h | 6 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 47 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 14 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 4 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 9 +- llvm/lib/Target/ARM/Thumb1InstrInfo.cpp | 4 +- llvm/lib/Target/ARM/Thumb1InstrInfo.h | 4 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 4 +- llvm/lib/Target/ARM/Thumb2InstrInfo.h | 4 +- llvm/lib/Target/AVR/AVRInstrInfo.cpp | 4 +- llvm/lib/Target/AVR/AVRInstrInfo.h | 4 +- llvm/lib/Target/BPF/BPFInstrInfo.cpp | 4 +- llvm/lib/Target/BPF/BPFInstrInfo.h | 4 +- llvm/lib/Target/Hexagon/Hexagon.td | 14 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 13 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonInstrInfo.h | 4 +- llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp | 11 +- llvm/lib/Target/Lanai/LanaiISelLowering.cpp | 6 +- llvm/lib/Target/Lanai/LanaiInstrInfo.cpp | 4 +- llvm/lib/Target/Lanai/LanaiInstrInfo.h | 4 +- llvm/lib/Target/MSP430/MSP430ISelLowering.cpp | 12 +- llvm/lib/Target/MSP430/MSP430InstrInfo.cpp | 4 +- llvm/lib/Target/MSP430/MSP430InstrInfo.h | 4 +- llvm/lib/Target/Mips/Mips16InstrInfo.cpp | 4 +- llvm/lib/Target/Mips/Mips16InstrInfo.h | 4 +- llvm/lib/Target/Mips/MipsISelLowering.cpp | 18 +- llvm/lib/Target/Mips/MipsInstrInfo.h | 8 +- llvm/lib/Target/Mips/MipsSEInstrInfo.cpp | 4 +- llvm/lib/Target/Mips/MipsSEInstrInfo.h | 4 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 19 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 68 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 4 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 12 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 4 +- llvm/lib/Target/RISCV/RISCVInstrInfo.h | 4 +- llvm/lib/Target/Sparc/SparcISelLowering.cpp | 6 +- llvm/lib/Target/Sparc/SparcInstrInfo.cpp | 4 +- llvm/lib/Target/Sparc/SparcInstrInfo.h | 4 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 4 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 4 +- llvm/lib/Target/VE/VECallingConv.td | 13 + llvm/lib/Target/VE/VEISelLowering.cpp | 123 +- llvm/lib/Target/VE/VEISelLowering.h | 2 + llvm/lib/Target/VE/VEInstrInfo.cpp | 126 +- llvm/lib/Target/VE/VEInstrInfo.h | 18 +- llvm/lib/Target/VE/VEMachineFunctionInfo.h | 11 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 4 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 1 - llvm/lib/Target/X86/X86ISelLowering.cpp | 117 +- llvm/lib/Target/X86/X86InstrFPStack.td | 2 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 4 +- llvm/lib/Target/X86/X86InstrInfo.h | 4 +- llvm/lib/Target/X86/X86PfmCounters.td | 10 + llvm/lib/Target/X86/X86SelectionDAGInfo.cpp | 7 +- llvm/lib/Target/XCore/XCoreISelLowering.cpp | 23 +- llvm/lib/Target/XCore/XCoreInstrInfo.cpp | 4 +- llvm/lib/Target/XCore/XCoreInstrInfo.h | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 89 +- llvm/lib/Transforms/IPO/ExtractGV.cpp | 13 +- llvm/lib/Transforms/IPO/FunctionImport.cpp | 99 +- .../InstCombine/InstructionCombining.cpp | 49 + llvm/lib/Transforms/Scalar/JumpThreading.cpp | 11 +- llvm/lib/Transforms/Utils/CMakeLists.txt | 1 + llvm/lib/Transforms/Utils/InlineFunction.cpp | 4 +- llvm/lib/Transforms/Utils/KnowledgeRetention.cpp | 164 ++ llvm/test/CodeGen/AArch64/fp-intrinsics.ll | 192 ++- llvm/test/CodeGen/AArch64/memcpy-f128.ll | 3 - .../AMDGPU/GlobalISel/legalize-load-constant.mir | 39 +- llvm/test/CodeGen/AMDGPU/diverge-switch-default.ll | 2 +- llvm/test/CodeGen/AMDGPU/loop_break.ll | 12 +- llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 6 +- llvm/test/CodeGen/AMDGPU/nested-loop-conditions.ll | 4 +- llvm/test/CodeGen/AMDGPU/r600.bitcast.ll | 180 ++- .../AMDGPU/si-annotatecfg-multiple-backedges.ll | 4 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 44 + llvm/test/CodeGen/AMDGPU/smrd.ll | 4 +- llvm/test/CodeGen/ARM/fp-intrinsics.ll | 459 +++++- .../ARM/vecreduce-fadd-legalization-soft-float.ll | 63 + llvm/test/CodeGen/Thumb2/mve-be.ll | 61 + llvm/test/CodeGen/Thumb2/mve-intrinsics/dup.ll | 232 +++ llvm/test/CodeGen/Thumb2/mve-intrinsics/idup.ll | 775 ++++++++++ llvm/test/CodeGen/VE/fp_extload_truncstore.ll | 23 + llvm/test/CodeGen/VE/sext_zext_load.ll | 360 +++++ llvm/test/CodeGen/VE/truncstore.ll | 74 + llvm/test/CodeGen/VE/va_arg.ll | 63 + llvm/test/CodeGen/VE/va_callee.ll | 152 ++ llvm/test/CodeGen/VE/va_caller.ll | 47 + llvm/test/CodeGen/X86/bitcast-and-setcc-512.ll | 36 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 858 ++--------- llvm/test/CodeGen/X86/combine-bextr.ll | 63 + llvm/test/CodeGen/X86/fp-intrinsics-flags.ll | 4 +- llvm/test/CodeGen/X86/llrint-conv-i32.ll | 60 - llvm/test/CodeGen/X86/llrint-conv.ll | 140 +- llvm/test/CodeGen/X86/llround-conv-i32.ll | 60 - llvm/test/CodeGen/X86/llround-conv.ll | 138 +- llvm/test/CodeGen/X86/lrint-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lrint-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lrint-conv.ll | 83 - llvm/test/CodeGen/X86/lround-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lround-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lround-conv.ll | 83 - .../2007-04-24-eliminate-mostly-empty-blocks.ll | 0 .../Transforms/Attributor/ArgumentPromotion/dbg.ll | 2 +- .../ArgumentPromotion/nonzero-address-spaces.ll | 2 +- .../IPConstantProp/multiple_callbacks.ll | 2 +- .../test/Transforms/Attributor/internal-noalias.ll | 2 +- llvm/test/Transforms/Attributor/norecurse.ll | 22 +- .../{ => X86}/2008-11-24-RAUW-Self.ll | 0 .../CodeGenPrepare/{ => X86}/nonintegral.ll | 0 .../CodeGenPrepare/{ => X86}/section-samplepgo.ll | 0 .../Transforms/CodeGenPrepare/{ => X86}/section.ll | 0 .../{ => X86}/statepoint-relocate.ll | 0 .../IPConstantProp/multiple_callbacks.ll | 5 +- llvm/test/Transforms/Inline/noalias-calls.ll | 34 + llvm/test/Transforms/InstCombine/cast_phi.ll | 246 ++- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 35 +- .../test/Transforms/JumpThreading/codesize-loop.ll | 152 ++ llvm/test/Transforms/LoopVectorize/induction.ll | 2 +- .../SampleProfile/section-accurate-samplepgo.ll | 1 + llvm/test/Transforms/Util/assume-builder.ll | 66 + llvm/test/tools/llvm-ar/quick-append.test | 18 +- llvm/test/tools/llvm-extract/keep-constinit.ll | 12 + llvm/tools/llvm-exegesis/lib/X86/Target.cpp | 2 +- llvm/tools/llvm-extract/llvm-extract.cpp | 6 +- llvm/unittests/Analysis/CGSCCPassManagerTest.cpp | 147 ++ .../DebugInfo/DWARF/DWARFDebugLineTest.cpp | 5 +- llvm/unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 1 + llvm/unittests/Frontend/CMakeLists.txt | 1 + llvm/unittests/Frontend/OpenMPContextTest.cpp | 310 ++++ llvm/unittests/Support/AllocatorTest.cpp | 48 + .../gn/secondary/llvm/lib/Frontend/OpenMP/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 6 - .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Frontend/BUILD.gn | 2 + llvm/utils/release/build_llvm_package.bat | 4 +- mlir/docs/Dialects/Linalg.md | 644 +------- .../Linalg.md => RationaleLinalgDialect.md} | 705 ++------- mlir/docs/Tutorials/Toy/Ch-1.md | 2 +- .../StandardToLLVM/ConvertStandardToLLVMPass.h | 71 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 66 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 11 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 84 +- mlir/include/mlir/Dialect/Linalg/Passes.h | 4 + .../Linalg/Transforms/LinalgTransformPatterns.td | 4 + .../Dialect/Linalg/Transforms/LinalgTransforms.h | 4 + mlir/include/mlir/Dialect/LoopOps/LoopOps.h | 4 + mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 13 +- mlir/include/mlir/EDSC/Builders.h | 21 + .../LoopToStandard/ConvertLoopToStandard.cpp | 2 +- mlir/lib/Conversion/LoopsToGPU/LoopsToGPU.cpp | 53 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 92 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 133 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 29 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 23 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 55 +- mlir/lib/Dialect/LoopOps/LoopOps.cpp | 26 +- mlir/lib/EDSC/Builders.cpp | 40 + mlir/test/Conversion/LoopsToGPU/imperfect_2D.mlir | 20 +- mlir/test/Conversion/LoopsToGPU/linalg_to_gpu.mlir | 1 - mlir/test/Conversion/LoopsToGPU/step_one.mlir | 2 - mlir/test/Dialect/GPU/canonicalize.mlir | 28 - mlir/test/Dialect/GPU/invalid.mlir | 57 +- mlir/test/Dialect/GPU/ops.mlir | 42 +- mlir/test/Dialect/GPU/outlining.mlir | 14 +- mlir/test/Dialect/Linalg/parallel_loops.mlir | 53 + mlir/test/Transforms/loop-fusion.mlir | 2 +- mlir/test/mlir-cuda-runner/all-reduce-op.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-region.mlir | 5 +- mlir/test/mlir-cuda-runner/gpu-to-cubin.mlir | 5 +- mlir/test/mlir-cuda-runner/shuffle.mlir | 5 +- 794 files changed, 15861 insertions(+), 9355 deletions(-) create mode 100644 clang-tools-extra/test/clang-tidy/checkers/Inputs/modernize-use [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/llvm-qualified-auto.cpp create mode 100644 clang-tools-extra/test/clang-tidy/checkers/misc-unused-using-de [...] create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/dup.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/idup.c create mode 100644 clang/test/CodeGen/arm-mve-intrinsics/reinterpret.c create mode 100644 clang/test/Driver/fsemantic-interposition.c create mode 100644 clang/test/OpenMP/target_teams_distribute_parallel_for_order_co [...] create mode 100644 clang/test/SemaTemplate/instantiate-abbreviated-template.cpp rename compiler-rt/test/fuzzer/{target-function.test => focus-function.test} (87%) create mode 100644 llvm/include/llvm/Frontend/OpenMP/OMPContext.h create mode 100644 llvm/include/llvm/Transforms/Utils/KnowledgeRetention.h create mode 100644 llvm/lib/Frontend/OpenMP/OMPContext.cpp create mode 100644 llvm/lib/Transforms/Utils/KnowledgeRetention.cpp create mode 100644 llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-soft-float.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/dup.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-intrinsics/idup.ll create mode 100644 llvm/test/CodeGen/VE/fp_extload_truncstore.ll create mode 100644 llvm/test/CodeGen/VE/sext_zext_load.ll create mode 100644 llvm/test/CodeGen/VE/truncstore.ll create mode 100644 llvm/test/CodeGen/VE/va_arg.ll create mode 100644 llvm/test/CodeGen/VE/va_callee.ll create mode 100644 llvm/test/CodeGen/VE/va_caller.ll create mode 100644 llvm/test/CodeGen/X86/combine-bextr.ll delete mode 100644 llvm/test/CodeGen/X86/llrint-conv-i32.ll delete mode 100644 llvm/test/CodeGen/X86/llround-conv-i32.ll create mode 100644 llvm/test/CodeGen/X86/lrint-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lrint-conv.ll create mode 100644 llvm/test/CodeGen/X86/lround-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lround-conv.ll rename llvm/test/Other/{ => X86}/2007-04-24-eliminate-mostly-empty-blocks.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/2008-11-24-RAUW-Self.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/nonintegral.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section-samplepgo.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/statepoint-relocate.ll (100%) create mode 100644 llvm/test/Transforms/JumpThreading/codesize-loop.ll create mode 100644 llvm/test/Transforms/Util/assume-builder.ll create mode 100644 llvm/test/tools/llvm-extract/keep-constinit.ll create mode 100644 llvm/unittests/Frontend/OpenMPContextTest.cpp copy mlir/docs/{Dialects/Linalg.md => RationaleLinalgDialect.md} (50%) delete mode 100644 mlir/test/Dialect/GPU/canonicalize.mlir create mode 100644 mlir/test/Dialect/Linalg/parallel_loops.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-defconfig updated (c5ed6d75 -> 2e960d55)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards c5ed6d75 0: update: llvm-linux: boot new 2e960d55 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c5ed6d75) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 16 +- 02-build_llvm/console.log | 12592 +++++++++++++++++----------------- 03-build_linux/console.log | 838 +-- 04-boot_linux/console.log | 418 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 13895 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 13904 insertions(+), 13867 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig updated (94f2630b1897 -> ad801428366e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/linux. from 94f2630b1897 Merge tag '5.6-rc-small-smb3-fix-for-stable' of git://git. [...] adds 26a0a10419fd PCMCIA/i82092: use dev_<level> instead of printk adds 4839879f8af1 PCMCIA/i82092: add/remove spaces to improve readability adds ae1f62c5408a PCMCIA/i82092: remove braces around single statement blocks adds 4ae66dd778e3 PCMCIA/i82092: insert blank line after declarations adds 6aaf8ff32650 PCMCIA/i82092: change code indentation adds 908864641f63 PCMCIA/i82092: move assignment out of if condition adds 152b4bb57aa4 PCMCIA/i82092: shorten the lines with over 80 characters adds ac5af87725f7 PCMCIA/i82092: include <linux/io.h> instead of <asm/io.h> adds 52739f063f7e PCMCIA/i82092: delete enter/leave macro adds 71705c611263 PCMCIA/i82092: remove #if 0 block adds 15f8e73355df Merge branch 'pcmcia-next' of git://git.kernel.org/pub/scm [...] adds 8e8d699b051f leds: gpio: Fix uninitialized gpio label for fwnode based probe adds 9f4b952d0bfb leds-as3645a: Drop fwnode reference on ignored node adds 697529091ac7 leds: pca963x: Fix open-drain initialization adds 4c3718f9d6a6 leds: bd2802: Convert to use GPIO descriptors adds b0ff98608400 led: max77650: add of_match table adds b3b42b4a383c leds: tps6105x: add driver for MFD chip LED mode adds 6bcf76316a14 dt-bindings: mfd: update TI tps6105x chip bindings adds 2f8c665243d7 ledtrig-pattern: fix email address quoting in MODULE_AUTHOR() adds 445da487f19c leds: rb532: cleanup whitespace adds 867b68245920 leds: lm3642: remove warnings for bad strtol, cleanup gotos adds cf6eb52fa3d0 leds: lm3532: use extended registration so that LED can be [...] adds 31e065c4e8ba leds: lm3532: add pointer to documentation and fix typo adds 699a8c7c4bd3 leds: Add of_led_get() and led_put() adds e389240ad992 leds: Add managed API to get a LED from a device driver adds 7a349e8c535d leds: populate the device's of_node adds ebf59a4558c2 dt: bindings: lm3692x: Add ti,ovp-microvolt property adds cffd61a5c775 leds: lm3692x: Allow to configure over voltage protection adds 3e0801b62a30 dt: bindings: lm3692x: Add led-max-microamp property adds df7083b57331 leds: lm3692x: Make sure we don't exceed the maximum LED current adds 5e9d7b6f4336 leds: lm3692x: Move lm3692x_init and rename to lm3692x_led [...] adds 4a8d2bee2080 leds: lm3692x: Split out lm3692x_leds_disable adds 260718b3a35d leds: lm3692x: Disable chip on brightness 0 adds 545ae66582f7 Merge tag 'leds-5.6-rc1' of git://git.kernel.org/pub/scm/l [...] adds 11648b8339f8 sparc64: fix adjtimex regression adds 46d6b7becb1d Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc adds d33c240d47da hv_balloon: Balloon up according to request page number adds e2379b30324c Input: hyperv-keyboard: Add the support of hibernation adds 382a46221757 video: hyperv_fb: Fix hibernation for the deferred IO feature adds ddc9d357b991 Drivers: hv: vmbus: Ignore CHANNELMSG_TL_CONNECT_RESULT(23) adds 3a6fb6c4255c video: hyperv: hyperv_fb: Use physical memory for fb on Hy [...] adds 9fc3c01a1fae Tools: hv: Reopen the devices if read() or write() returns errors adds 3e9c72056ed5 hv_utils: Support host-initiated restart request adds ffd1d4a49336 hv_utils: Support host-initiated hibernation request adds 54e19d34011f hv_utils: Add the support of hibernation adds d0fa9250317f Merge tag 'hyperv-next-signed' of git://git.kernel.org/pub [...] adds 4b1ca3a40410 mfd: atmel-hlcdc: Add struct device member to struct atmel [...] adds 10f916766436 mfd: atmel-hlcdc: Return in case of error adds 873e443dd25a dt-bindings: leds: ROHM BD71282 PMIC LED driver adds 1af5332fcf7c dt-bindings: mfd: Document ROHM BD71828 bindings adds 1b1c26b24a6e mfd: Rohm PMICs: Use platform_device_id to match MFD sub-devices adds 8c352e68dd2e mfd: bd718x7: Add compatible for BD71850 adds 1c743ad523bb mfd: bd71828: Support ROHM BD71828 PMIC - core adds e795bf725dab mfd: bd71828: Add power-key support adds ae866dec7426 clk: bd718x7: Support ROHM BD71828 clk block adds 21b72156ede8 regulator: bd718x7: Split driver to common and bd718x7 spe [...] adds 6c883472e1c1 mfd: bd70528: Fix hour register mask adds fe5a591b7814 rtc: bd70528: add BD71828 support adds c31f625d06c9 gpio: bd71828: Initial support for ROHM BD71828 PMIC GPIOs adds 18490cdb9e32 Merge branches 'ib-mfd-drm-5.6' and 'ib-mfd-clk-gpio-regul [...] adds f2a19c5b7867 mfd: syscon: Re-use resource_size() to count max_register adds b88aa8509828 mfd: sm501: Fix mismatches of request_mem_region adds 2b8bd606b1e6 mfd: dln2: More sanity checking for endpoints adds 1ea9bd88eeff mfd: da9062: add support for the DA9062 GPIOs in the core adds c5f45619cfe6 dt-bindings: mfd: da9062: add gpio bindings adds 2b091ce1f62a dt-bindings: mfd: Document the Xylon LogiCVC multi-functio [...] adds 1c2f57d3391d dt-bindings: mfd: ab8500: Document AB8505 bindings adds 1c0769d20935 mfd: ab8500-core: Add device tree support for AB8505 adds 9b98662e2572 dt-bindings: mfd: max14577: Add reference to max14040_batt [...] adds 57b89dd220be mfd: intel-lpss: Add Intel Jasper Lake PCI IDs adds 702204c22c53 mfd: ab8500: Fix ab8500-clk typo adds dc91c3b6fe66 mfd: axp20x: Mark AXP20X_VBUS_IPSOUT_MGMT as volatile adds cb7a374a5e7a mfd: max77650: Select REGMAP_IRQ in Kconfig adds f41810921bdc mfd: dbx500-prcmu: Drop set_display_clocks() adds 2cce09eb1122 mfd: dbx500-prcmu: Drop DSI pll clock functions adds 7ad2915f7a83 mfd: tqmx86: remove set but not used variable 'i2c_ien' adds 5e2540c17feb mfd: Kconfig: Rename Samsung to lowercase adds 7f6d869846ec mfd: madera: Wait for boot done before accessing any other [...] adds e9f47591793e mfd: cs47l15: Add missing register default adds 003035b3eb70 mfd: madera: Allow more time for hardware reset adds 1112ba02ff11 mfd: da9062: Fix watchdog compatible string adds 4602dce0361e mfd: cros_ec: Add cros-usbpd-notify subdevice adds 8334240fa0a6 dt-bindings: atmel-usart: Remove wildcard adds aac5d8fec9ca dt-bindings: atmel-usart: Add microchip,sam9x60-{usart, dbgu} adds 2f3dc25c0118 mfd: rn5t618: Mark ADC control register volatile adds 6a24f567af4a mfd: syscon: Add arguments support for syscon reference adds 6ac7e4d7ad70 mfd: wcd934x: Add support to wcd9340/wcd9341 codec adds 5312f321a67c mfd: syscon: Fix syscon_regmap_lookup_by_phandle_args() dummy adds af32f3a414d3 Merge tag 'mfd-next-5.6' of git://git.kernel.org/pub/scm/l [...] adds edeec4fdc780 backlight: ams369fg06: Drop GPIO include adds c8fdcc86725c backlight: bd6107: Convert to use GPIO descriptor adds 7af43a76695d backlight: qcom-wled: Fix unsigned comparison to zero adds 2367da5b51cd Merge tag 'backlight-next-5.6' of git://git.kernel.org/pub [...] adds 98c49f1746ac char: hpet: Fix out-of-bounds read bug adds 754beeec1d90 Merge tag 'char-misc-5.6-rc1-2' of git://git.kernel.org/pu [...] adds b356e89b89cc MIPS: kdb: Remove old workaround for backtracing on other CPUs adds c67c10a67f6b kdb: kdb_current_regs should be private adds a8649fb0a8c1 kdb: kdb_current_task shouldn't be exported adds 9441d5f6b777 kdb: Gid rid of implicit setting of the current task / regs adds bbfceba15f8d kdb: Get rid of confusing diag msg from "rd" if current ta [...] adds a4f8a7fb1963 kdb: remove redundant assignment to pointer bp adds dc2c733e6584 kdb: Use for_each_console() helper adds e17ac02b18c6 Merge tag 'kgdb-5.6-rc1' of git://git.kernel.org/pub/scm/l [...] adds 7227ff4de55d Btrfs: fix race between adding and putting tree mod seq el [...] adds 42ffb0bf584a btrfs: flush write bio if we loop in extent_write_cache_pages adds 5750c37523a2 btrfs: Correctly handle empty trees in find_first_clear_ex [...] adds a7a63acc6575 btrfs: fix force usage in inc_block_group_ro adds a30a3d206753 btrfs: take overcommit into account in inc_block_group_ro adds 25f3c5021985 Btrfs: keep pages dirty when using btrfs_writepage_fixup_worker adds 5ab580556994 btrfs: drop the -EBUSY case in __extent_writepage_io adds f4b1363cae43 btrfs: do not do delalloc reservation under page lock adds 9722b1014850 Btrfs: send, fix emission of invalid clone operations with [...] adds d55966c4279b btrfs: do not zero f_bavail if we have available space adds ad801428366e Merge tag 'for-5.6-tag' of git://git.kernel.org/pub/scm/li [...] No new revisions were added by this update. Summary of changes: .../devicetree/bindings/leds/leds-lm3692x.txt | 8 + .../bindings/leds/rohm,bd71828-leds.yaml | 52 ++ Documentation/devicetree/bindings/mfd/ab8500.txt | 8 +- .../devicetree/bindings/mfd/atmel-usart.txt | 11 +- Documentation/devicetree/bindings/mfd/da9062.txt | 10 + Documentation/devicetree/bindings/mfd/max14577.txt | 2 + .../devicetree/bindings/mfd/rohm,bd71828-pmic.yaml | 193 ++++++ Documentation/devicetree/bindings/mfd/tps6105x.txt | 47 +- arch/mips/kernel/traps.c | 5 - arch/sparc/kernel/sys_sparc_64.c | 4 +- drivers/char/hpet.c | 2 +- drivers/clk/Kconfig | 6 +- drivers/clk/clk-bd718x7.c | 50 +- drivers/gpio/Kconfig | 12 + drivers/gpio/Makefile | 1 + drivers/gpio/gpio-bd71828.c | 159 +++++ drivers/hv/channel_mgmt.c | 21 +- drivers/hv/hv_balloon.c | 13 +- drivers/hv/hv_fcopy.c | 54 +- drivers/hv/hv_kvp.c | 43 +- drivers/hv/hv_snapshot.c | 55 +- drivers/hv/hv_util.c | 148 ++++- drivers/hv/hyperv_vmbus.h | 6 + drivers/hv/vmbus_drv.c | 4 + drivers/input/serio/hyperv-keyboard.c | 27 + drivers/leds/Kconfig | 10 + drivers/leds/Makefile | 1 + drivers/leds/led-class.c | 97 ++- drivers/leds/leds-bd2802.c | 27 +- drivers/leds/leds-lm3532.c | 8 +- drivers/leds/leds-lm3642.c | 37 +- drivers/leds/leds-lm3692x.c | 180 ++++-- drivers/leds/leds-pca963x.c | 8 +- drivers/leds/leds-tps6105x.c | 89 +++ drivers/mfd/Kconfig | 30 +- drivers/mfd/Makefile | 2 + drivers/mfd/ab8500-core.c | 18 +- drivers/mfd/atmel-hlcdc.c | 18 +- drivers/mfd/axp20x.c | 2 +- drivers/mfd/cros_ec_dev.c | 22 + drivers/mfd/cs47l15-tables.c | 1 + drivers/mfd/da9062-core.c | 18 +- drivers/mfd/db8500-prcmu.c | 122 +--- drivers/mfd/dln2.c | 13 +- drivers/mfd/intel-lpss-pci.c | 13 + drivers/mfd/madera-core.c | 33 +- drivers/mfd/rn5t618.c | 1 + drivers/mfd/rohm-bd70528.c | 3 +- drivers/mfd/rohm-bd71828.c | 344 +++++++++++ drivers/mfd/rohm-bd718x7.c | 43 +- drivers/mfd/sm501.c | 19 +- drivers/mfd/syscon.c | 31 +- drivers/mfd/tqmx86.c | 3 +- drivers/mfd/wcd934x.c | 306 ++++++++++ drivers/pcmcia/i82092.c | 648 ++++++++++----------- drivers/pcmcia/i82092aa.h | 11 - drivers/regulator/Kconfig | 4 + drivers/regulator/Makefile | 1 + drivers/regulator/bd718x7-regulator.c | 194 +++--- drivers/regulator/rohm-regulator.c | 95 +++ drivers/rtc/Kconfig | 3 +- drivers/rtc/rtc-bd70528.c | 220 +++++-- drivers/video/backlight/ams369fg06.c | 1 - drivers/video/backlight/bd6107.c | 24 +- drivers/video/backlight/qcom-wled.c | 4 +- drivers/video/fbdev/Kconfig | 1 + drivers/video/fbdev/hyperv_fb.c | 184 ++++-- fs/btrfs/block-group.c | 39 +- fs/btrfs/ctree.c | 8 +- fs/btrfs/ctree.h | 6 +- fs/btrfs/delayed-ref.c | 8 +- fs/btrfs/disk-io.c | 1 - fs/btrfs/extent_io.c | 49 +- fs/btrfs/inode.c | 121 +++- fs/btrfs/send.c | 3 +- fs/btrfs/space-info.c | 18 +- fs/btrfs/space-info.h | 3 + fs/btrfs/super.c | 10 +- fs/btrfs/tests/btrfs-tests.c | 1 - fs/btrfs/tests/extent-io-tests.c | 9 + include/linux/hyperv.h | 4 + include/linux/kdb.h | 2 - include/linux/leds-bd2802.h | 1 - include/linux/leds.h | 6 + include/linux/mfd/db8500-prcmu.h | 18 - include/linux/mfd/dbx500-prcmu.h | 30 - include/linux/mfd/rohm-bd70528.h | 19 +- include/linux/mfd/rohm-bd71828.h | 423 ++++++++++++++ include/linux/mfd/rohm-bd718x7.h | 6 - include/linux/mfd/rohm-generic.h | 70 ++- include/linux/mfd/rohm-shared.h | 21 + include/linux/mfd/syscon.h | 14 + include/linux/mfd/wcd934x/registers.h | 531 +++++++++++++++++ include/linux/mfd/wcd934x/wcd934x.h | 31 + include/linux/platform_data/bd6107.h | 1 - kernel/debug/kdb/kdb_bp.c | 1 - kernel/debug/kdb/kdb_bt.c | 8 +- kernel/debug/kdb/kdb_io.c | 9 +- kernel/debug/kdb/kdb_main.c | 31 +- kernel/debug/kdb/kdb_private.h | 2 +- tools/hv/hv_fcopy_daemon.c | 37 +- tools/hv/hv_kvp_daemon.c | 36 +- tools/hv/hv_vss_daemon.c | 49 +- 103 files changed, 4353 insertions(+), 1103 deletions(-) create mode 100644 Documentation/devicetree/bindings/leds/rohm,bd71828-leds.yaml create mode 100644 Documentation/devicetree/bindings/mfd/rohm,bd71828-pmic.yaml create mode 100644 drivers/gpio/gpio-bd71828.c create mode 100644 drivers/leds/leds-tps6105x.c create mode 100644 drivers/mfd/rohm-bd71828.c create mode 100644 drivers/mfd/wcd934x.c create mode 100644 drivers/regulator/rohm-regulator.c create mode 100644 include/linux/mfd/rohm-bd71828.h create mode 100644 include/linux/mfd/rohm-shared.h create mode 100644 include/linux/mfd/wcd934x/registers.h create mode 100644 include/linux/mfd/wcd934x/wcd934x.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig updated (f85d63a5583 -> d2a710ea784)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from f85d63a5583 Fix wrong devirtualization when the final overrider in one [...] adds e11d70cfe7e Make quick-append.test resilient to running in paths with ' [...] adds 72e9e378c54 [Sema] Remove a -Wrange warning from -Wall adds dd50560c38d MSVC Buggy version detection: turn pre-processor error into [...] adds cbd4815dec1 [AArch64] -fpatchable-function-entry=N,0: place patch label [...] adds 674ec1eb166 [libcxxabi] Insert padding in __cxa_exception struct for co [...] adds 2b54b8b994b [Concepts] Instantiate invented template type parameter typ [...] adds c822edc11bf Revert "[Concepts] Instantiate invented template type param [...] adds 1ac1c4b4850 [Concepts] Instantiate invented template type parameter typ [...] adds 4e9209ab592 [RISCV] Scheduler description for the Rocket core adds 94c79ce5740 Revert "[AMDGPU] Invert the handling of skip insertion." adds b905b85eedf [BPF] fix a bug in BPFMISimplifyPatchable pass with -O0 adds 5cca13d43b7 AMDGPU/R600: Emit rodata in text segment adds fa51929f03f R600: Fix failing testcase adds 7ad47b46b55 [clang-tidy] Fixed crash 44745 in readability-else-after-return adds 4ea9a4aba4a Declare __builtin_strlen in StringRef.h as constexpr adds d2a710ea784 Actually, don't try to use __builtin_strlen in StringRef.h [...] No new revisions were added by this update. Summary of changes: .../readability/ElseAfterReturnCheck.cpp | 4 + .../checkers/readability-else-after-return.cpp | 13 + clang/include/clang/Basic/DiagnosticGroups.td | 8 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 129 +++++++++ clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 46 +-- clang/test/Misc/warning-wall.c | 5 +- clang/test/SemaCXX/warn-range-loop-analysis.cpp | 2 +- .../instantiate-abbreviated-template.cpp | 29 ++ libcxxabi/src/cxa_exception.h | 45 +++ llvm/cmake/modules/CheckCompilerVersion.cmake | 14 + llvm/include/llvm/ADT/StringRef.h | 3 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 3 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 8 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 20 ++ llvm/lib/Target/AMDGPU/AMDGPU.h | 3 - llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 - llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 - llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 5 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 158 ----------- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 7 +- llvm/lib/Target/RISCV/RISCV.td | 9 + llvm/lib/Target/RISCV/RISCVInstrFormats.td | 3 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 109 +++---- llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 64 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 156 +++++++---- llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 69 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 72 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoM.td | 39 ++- llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 213 ++++++++++++++ llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 214 ++++++++++++++ llvm/lib/Target/RISCV/RISCVSchedule.td | 138 +++++++++ .../AArch64/patchable-function-entry-bti.ll | 45 ++- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 11 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 312 ++++++++++++++------- .../AMDGPU/atomic_optimizations_pixelshader.ll | 2 +- llvm/test/CodeGen/AMDGPU/branch-condition-and.ll | 5 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 9 +- llvm/test/CodeGen/AMDGPU/call-skip.ll | 9 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 49 ++-- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 15 +- llvm/test/CodeGen/AMDGPU/convergent-inlineasm.ll | 8 +- llvm/test/CodeGen/AMDGPU/cse-phi-incoming-val.ll | 2 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 11 +- llvm/test/CodeGen/AMDGPU/else.ll | 3 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 6 + llvm/test/CodeGen/AMDGPU/hoist-cond.ll | 2 +- .../test/CodeGen/AMDGPU/insert-skips-flat-vmem.mir | 2 +- llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-ignored-insts.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-kill-uncond.mir | 2 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 6 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 3 +- .../CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- llvm/test/CodeGen/AMDGPU/ret_jump.ll | 23 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll | 2 + .../si-lower-control-flow-unreachable-block.ll | 10 +- llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir | 2 +- .../CodeGen/AMDGPU/skip-branch-taildup-ret.mir | 2 +- llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll | 7 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 13 +- llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll | 2 +- .../stack-pointer-offset-relative-frameindex.ll | 3 +- .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 5 +- llvm/test/CodeGen/AMDGPU/uniform-cfg.ll | 2 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 2 + llvm/test/CodeGen/AMDGPU/valu-i1.ll | 42 +-- llvm/test/CodeGen/AMDGPU/wave32.ll | 16 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 5 +- llvm/test/CodeGen/BPF/optnone-1.ll | 52 ++++ llvm/test/tools/llvm-ar/quick-append.test | 18 +- 73 files changed, 1701 insertions(+), 626 deletions(-) create mode 100644 clang/test/SemaTemplate/instantiate-abbreviated-template.cpp delete mode 100644 llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket32.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket64.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedule.td create mode 100644 llvm/test/CodeGen/BPF/optnone-1.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig updated (751b680a -> 1992f662)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 751b680a 4: update: linux-94f2630b18975bb56eee5d1a36371db967643479: 20241 discards e1e837b9 3: reset: linux-368d060bb497775e42e323b9f676c45e2011da27: 20241 discards d9e47ff4 2: update: llvm-f85d63a558364dcf57efe7b37b3e99b7fd91fd5c: 20248 new 1992f662 2: update: llvm-linux: 20250 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (751b680a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 12519 +++++++++++++++++----------------- 03-build_linux/console.log | 1081 +-- 05-check_regression/console.log | 18 +- 06-update_baseline/console.log | 109 +- console.log | 13947 +++++++++++++++++++------------------- jenkins/manifest.sh | 13 +- results | 2 +- 8 files changed, 14200 insertions(+), 13709 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allyesconfig updated (f85d63a5583 -> d2a710ea784)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allyesconfig in repository toolchain/ci/llvm-project. from f85d63a5583 Fix wrong devirtualization when the final overrider in one [...] adds e11d70cfe7e Make quick-append.test resilient to running in paths with ' [...] adds 72e9e378c54 [Sema] Remove a -Wrange warning from -Wall adds dd50560c38d MSVC Buggy version detection: turn pre-processor error into [...] adds cbd4815dec1 [AArch64] -fpatchable-function-entry=N,0: place patch label [...] adds 674ec1eb166 [libcxxabi] Insert padding in __cxa_exception struct for co [...] adds 2b54b8b994b [Concepts] Instantiate invented template type parameter typ [...] adds c822edc11bf Revert "[Concepts] Instantiate invented template type param [...] adds 1ac1c4b4850 [Concepts] Instantiate invented template type parameter typ [...] adds 4e9209ab592 [RISCV] Scheduler description for the Rocket core adds 94c79ce5740 Revert "[AMDGPU] Invert the handling of skip insertion." adds b905b85eedf [BPF] fix a bug in BPFMISimplifyPatchable pass with -O0 adds 5cca13d43b7 AMDGPU/R600: Emit rodata in text segment adds fa51929f03f R600: Fix failing testcase adds 7ad47b46b55 [clang-tidy] Fixed crash 44745 in readability-else-after-return adds 4ea9a4aba4a Declare __builtin_strlen in StringRef.h as constexpr adds d2a710ea784 Actually, don't try to use __builtin_strlen in StringRef.h [...] No new revisions were added by this update. Summary of changes: .../readability/ElseAfterReturnCheck.cpp | 4 + .../checkers/readability-else-after-return.cpp | 13 + clang/include/clang/Basic/DiagnosticGroups.td | 8 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 6 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 129 +++++++++ clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 46 +-- clang/test/Misc/warning-wall.c | 5 +- clang/test/SemaCXX/warn-range-loop-analysis.cpp | 2 +- .../instantiate-abbreviated-template.cpp | 29 ++ libcxxabi/src/cxa_exception.h | 45 +++ llvm/cmake/modules/CheckCompilerVersion.cmake | 14 + llvm/include/llvm/ADT/StringRef.h | 3 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 3 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 8 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 20 ++ llvm/lib/Target/AMDGPU/AMDGPU.h | 3 - llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 - llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 - llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 5 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 158 ----------- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 7 +- llvm/lib/Target/RISCV/RISCV.td | 9 + llvm/lib/Target/RISCV/RISCVInstrFormats.td | 3 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 109 +++---- llvm/lib/Target/RISCV/RISCVInstrInfoA.td | 64 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 156 +++++++---- llvm/lib/Target/RISCV/RISCVInstrInfoD.td | 69 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoF.td | 72 +++-- llvm/lib/Target/RISCV/RISCVInstrInfoM.td | 39 ++- llvm/lib/Target/RISCV/RISCVSchedRocket32.td | 213 ++++++++++++++ llvm/lib/Target/RISCV/RISCVSchedRocket64.td | 214 ++++++++++++++ llvm/lib/Target/RISCV/RISCVSchedule.td | 138 +++++++++ .../AArch64/patchable-function-entry-bti.ll | 45 ++- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 11 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 312 ++++++++++++++------- .../AMDGPU/atomic_optimizations_pixelshader.ll | 2 +- llvm/test/CodeGen/AMDGPU/branch-condition-and.ll | 5 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 9 +- llvm/test/CodeGen/AMDGPU/call-skip.ll | 9 +- llvm/test/CodeGen/AMDGPU/collapse-endcf.ll | 49 ++-- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 15 +- llvm/test/CodeGen/AMDGPU/convergent-inlineasm.ll | 8 +- llvm/test/CodeGen/AMDGPU/cse-phi-incoming-val.ll | 2 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 11 +- llvm/test/CodeGen/AMDGPU/else.ll | 3 +- llvm/test/CodeGen/AMDGPU/global-constant.ll | 6 + llvm/test/CodeGen/AMDGPU/hoist-cond.ll | 2 +- .../test/CodeGen/AMDGPU/insert-skips-flat-vmem.mir | 2 +- llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-ignored-insts.mir | 2 +- .../CodeGen/AMDGPU/insert-skips-kill-uncond.mir | 2 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 6 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 3 +- .../CodeGen/AMDGPU/r600-constant-array-fixup.ll | 6 +- llvm/test/CodeGen/AMDGPU/ret_jump.ll | 23 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll | 2 + .../si-lower-control-flow-unreachable-block.ll | 10 +- llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir | 2 +- .../CodeGen/AMDGPU/skip-branch-taildup-ret.mir | 2 +- llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll | 7 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 13 +- llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll | 2 +- .../stack-pointer-offset-relative-frameindex.ll | 3 +- .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 5 +- llvm/test/CodeGen/AMDGPU/uniform-cfg.ll | 2 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 2 + llvm/test/CodeGen/AMDGPU/valu-i1.ll | 42 +-- llvm/test/CodeGen/AMDGPU/wave32.ll | 16 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 5 +- llvm/test/CodeGen/BPF/optnone-1.ll | 52 ++++ llvm/test/tools/llvm-ar/quick-append.test | 18 +- 73 files changed, 1701 insertions(+), 626 deletions(-) create mode 100644 clang/test/SemaTemplate/instantiate-abbreviated-template.cpp delete mode 100644 llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket32.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedRocket64.td create mode 100644 llvm/lib/Target/RISCV/RISCVSchedule.td create mode 100644 llvm/test/CodeGen/BPF/optnone-1.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allyesconfig updated (b49f7c0b -> 5b1fea2b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards b49f7c0b 0: update: llvm-linux: 16 new 5b1fea2b 0: update: llvm-linux: 16 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b49f7c0b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-build_llvm/console.log | 12570 +++++++++++++++++------------------ 03-build_linux/console.log | 888 ++- 05-check_regression/console.log | 34 +- 06-update_baseline/console.log | 32 + console.log | 13622 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 13671 insertions(+), 13611 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[binutils-gdb] branch master updated (ee98c0daf93 -> 27a45f4276b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from ee98c0daf93 RISC-V/Linux/native: Determine FLEN dynamically new 27a45f4276b readelf: add missing newlines to error messages The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: binutils/ChangeLog | 7 +++++++ binutils/readelf.c | 15 +++++++++------ 2 files changed, 16 insertions(+), 6 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2020