Tcwg-commits February 2020

tcwg-commits@lists.linaro.org

5 participants
12772 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (222d1ff4 -> 743c4cc4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 222d1ff4 0: update: binutils-gcc-linux: all new 743c4cc4 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (222d1ff4) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-prepare_abe/console.log | 124 +- 03-build_abe-binutils/console.log | 11426 ++++++----- 04-build_abe-stage1/console.log | 19182 ++++++++++--------- 05-build_linux/console.log | 6142 +++--- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 37078 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 10 files changed, 37054 insertions(+), 37118 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[binutils-gdb] branch master updated (bd3380bcddb -> cb54886dcb5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from bd3380bcddb RISC-V: Add description for -march-attr/-mno-arch-attr opti [...] new cb54886dcb5 Regen with blessed automake-1.15.1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: intl/ChangeLog | 4 ++++ intl/aclocal.m4 | 4 ++-- 2 files changed, 6 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (0a44cac81050 -> ca7e1fd1026c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/linux. from 0a44cac81050 Merge tag 'dma-mapping-5.6' of git://git.infradead.org/use [...] adds bb51e669fa49 ALSA: seq: Avoid concurrent access to queue flags adds dc7497795e01 ALSA: seq: Fix concurrent access to queue current tick/time adds dfa9a5efe8b9 ALSA: rawmidi: Avoid bit fields for state flags adds a655e2b107d4 ALSA: hda/realtek - Apply quirk for MSI GP63, too adds cc5049ae4d45 ALSA: hda/realtek - Apply quirk for yet another MSI laptop adds 44eeb081b863 ALSA: hda: Use scnprintf() for printing texts for sysfs/procfs adds d1520889782d ASoC: fsl_sai: Fix exiting path on probing failure adds 9437bfda00f3 ASoC: atmel: fix atmel_ssc_set_audio link failure adds 43bcb1c05078 ALSA: hda: do not override bus codec_mask in link_get() adds 816938b272b0 ASoC: SOF: Intel: hda: fix ordering bug in resume flow adds af7aae1b1f63 ASoC: SOF: Intel: hda: move i915 init earlier adds 1880b1f1d686 ASoC: amd: Buffer Size instead of MAX Buffer adds b6570fdb96ed ASoC: codec2codec: avoid invalid/double-free of pcm runtime adds 4b8a1ca46283 ASoC: max98090: revert invalid fix for handling SHDN adds 8f486296459c ASoC: dapm: remove snd_soc_dapm_put_enum_double_locked adds 4aadf4b49ec7 ASoC: hdmi-codec: set plugged_cb to NULL when component removing adds 3bc7b6c15fff ASoC: amd: ACP needs to be powered off in BIOS. adds 96781fd941b3 ASoC: sun8i-codec: Fix setting DAI data format adds 385536090b18 Merge tag 'asoc-fix-v5.6-rc2' of https://git.kernel.org/pu [...] adds fa079ba8a98d Merge tag 'sound-5.6-rc3' of git://git.kernel.org/pub/scm/ [...] adds e7598fac323a iommu/vt-d: Fix compile warning from intel-svm.h adds 1d4615978f52 iommu/vt-d: Add attach_deferred() helper adds 034d98cc0cdc iommu/vt-d: Move deferred device attachment into helper function adds a11bfde9c77d iommu/vt-d: Do deferred attachment in iommu_need_mapping() adds 96d170f3b1a6 iommu/vt-d: Remove deferred_attach_domain() adds 1ddb32da4a62 iommu/vt-d: Simplify check in identity_mapping() adds 3dfee47b215e iommu/amd: Disable IOMMU on Stoney Ridge systems adds faf305c51aea iommu/qcom: Fix bogus detach logic adds ab362fffa0fe iommu/arm-smmu: Restore naming of driver parameter prefix adds 4b205766d8fc Merge tag 'iommu-fixes-v5.6-rc2' of git://git.kernel.org/p [...] adds 7714d469dcba selftests: fix spelling mistaked "chaigned" -> "chained" adds a098d9c82a0b selftests/ftrace: Have pid filter test use instance flag adds b32694cd0724 Kernel selftests: tpm2: check for tpm support adds 9d235a558c68 selftests: allow detection of build failures adds c363eb48ada5 selftests: fix too long argument adds 3e8393630e92 selftests: use LDLIBS for libraries instead of LDFLAGS adds 9a0584f05687 selftests: openat2: fix build error on newer glibc new ca7e1fd1026c Merge tag 'linux-kselftest-5.6-rc3' of git://git.kernel.or [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: drivers/iommu/Makefile | 4 +- drivers/iommu/amd_iommu_init.c | 13 +- drivers/iommu/intel-iommu.c | 41 +- drivers/iommu/qcom_iommu.c | 28 +- include/linux/intel-svm.h | 2 +- include/sound/rawmidi.h | 6 +- include/sound/soc-dapm.h | 2 - sound/core/seq/seq_clientmgr.c | 4 +- sound/core/seq/seq_queue.c | 29 +- sound/core/seq/seq_timer.c | 13 +- sound/core/seq/seq_timer.h | 3 +- sound/hda/ext/hdac_ext_controller.c | 9 +- sound/hda/hdmi_chmap.c | 2 +- sound/pci/hda/hda_codec.c | 2 +- sound/pci/hda/hda_eld.c | 2 +- sound/pci/hda/hda_sysfs.c | 4 +- sound/pci/hda/patch_realtek.c | 2 + sound/soc/amd/raven/acp3x-i2s.c | 8 + sound/soc/amd/raven/acp3x-pcm-dma.c | 7 +- sound/soc/amd/raven/pci-acp3x.c | 23 -- sound/soc/atmel/Kconfig | 4 +- sound/soc/atmel/Makefile | 10 +- sound/soc/codecs/hdmi-codec.c | 10 + sound/soc/codecs/max98090.c | 434 ++++++--------------- sound/soc/codecs/max98090.h | 3 +- sound/soc/fsl/fsl_sai.c | 22 +- sound/soc/soc-dapm.c | 57 +-- sound/soc/sof/intel/hda-codec.c | 12 +- sound/soc/sof/intel/hda-dsp.c | 11 + sound/soc/sof/intel/hda.c | 19 +- sound/soc/sunxi/sun8i-codec.c | 3 +- tools/testing/selftests/Makefile | 12 +- .../ftrace/test.d/ftrace/func-filter-pid.tc | 8 +- tools/testing/selftests/futex/functional/Makefile | 2 +- tools/testing/selftests/lib.mk | 23 +- tools/testing/selftests/net/Makefile | 4 +- tools/testing/selftests/openat2/helpers.c | 2 +- tools/testing/selftests/openat2/resolve_test.c | 2 +- tools/testing/selftests/rtc/Makefile | 2 +- tools/testing/selftests/timens/Makefile | 2 +- tools/testing/selftests/tpm2/test_smoke.sh | 13 +- tools/testing/selftests/tpm2/test_space.sh | 9 +- 42 files changed, 366 insertions(+), 502 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (bad1389f125 -> 6990eaf1fe0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from bad1389f125 [lldb/Core] Remove dead Get*PluginCreateCallbackForPluginNa [...] adds a82b63a7411 [mlir][DialectConversion] Forward capture callback to fix b [...] adds 28728bf06f5 Fix a signed/unsigned warning promoted to error. adds f581e655ec3 [MLIR] Add std.assume_alignment op. adds b762bbd4c86 [MLIR] change NVVM.mma.sync to the most useful variant. adds 05c3907b88a Fix test for profile remapper adds 061f3a50dd8 P0593R6: Pseudo-destructor expressions end object lifetimes. adds 80c3ea4e633 Re-land "[lldb/CMake] Auto-generate the Initialize and Term [...] adds ae738911641 [lldb/Docs] Update the Windows documentation adds e68205844db [lldb/Docs] Update the features matrix adds d7db094ef79 [lldb] Move ArchitectureCreateInstance into ldb-private-interfaces adds 7c4b70402c6 [lldb] Sort forward declarations in lldb-forward.h adds 26f356350bd [LazyCallGraph] Fix ambiguous index value adds d840e545231 [DebugInfo][test] Fix section flags/type to avoid warning/e [...] adds a71feda24ea [DebugInfo]: Added support for DWARFv5 Info section header [...] adds 2365238b9d0 Re-land new pass manager coro-split and coro-elide adds 5a187d8ed11 [Coroutines][4/6] New pass manager: coro-cleanup adds 72961071f35 [Coroutines][5/6] Add coroutine passes to pipeline adds 048239e46e4 [Coroutines][6/6] Clang schedules new passes adds 0dbc4658d88 [X86] Handle splats in LowerBUILD_VECTORvXi1 by directly em [...] adds 2a095ff6f50 [clangd] Add add commit characters to the server capabilities adds 80b2e3cc531 [lldb/Core] Remove more duplicate code in PluginManager (NFCI) adds f69a29da5a0 [X86] Remove vXi1 select optimization from LowerSELECT. Mov [...] adds 4921e791922 Fix build after D74606 adds 7cbf710396d [CGP] Precommit tests for D74228. adds fa6aef44277 [clang-tidy] Added a case to UnconventionalAssignOperatorCheck. adds 92c80529ddb [MIPS GlobalISel] RegBankSelect G_MERGE_VALUES and G_UNMERG [...] adds 9ed920444f6 [MLIR][Ploops] Add custom builders from ParallelOp and ReduceOp. adds 2bab1738f39 [lldb] Make TestFormatters.py not rely on working construct [...] adds b4608efc0b7 [lldb][NFC] Add a missing test case to TestCppConstructors.py adds 785df616807 [lldb] Let TypeSystemClang::GetDisplayTypeName remove anony [...] adds c41a1f63b3c [DebugInfo] Pass linux triple to tests requiring ELF. adds 51c6e9445cd [ARM] Extra MVE VADDV reduction patterns adds 3ed0ce458c3 [lldb] Put Host/common headers in a module adds a3093bfb3e7 [lldb] Let TestCppConstructors pass without fix-it intervention adds 6e326882dad [LLD][ELF][ARM] Fix support for SBREL type relocations adds faff707db82 Reland "[DebugInfo] Enable the debug entry values feature b [...] adds 63236078d24 [AArch64][SVE] Add SVE2 intrinsics for polynomial arithmetic adds 216afd3301f [TargetLower] Update shouldFormOverflowOp check if math is used. adds 5171d1523dd [MIPS GlobalISel] Select 4 byte unaligned load and store adds 5e32e7981b3 [MIPS GlobalISel] Legalize non-power-of-2 and unaligned loa [...] adds fceb3e3b4ae [ARM] MVE VADDLV lowering adds 4af8db317d2 [AMDGPU] performCvtF32UByteNCombine - add SHL and SimplifyM [...] adds 78654e8511c Revert "Reland D74436 "Change clang option -ffp-model=preci [...] adds 3439d4ee0e4 [yaml2obj] - Change the order of implicitly created sections. adds 49b307e96d4 [AArch64][SVE] CodeGen of ACLE Builtin Types adds b0060c3a786 [lldb] Make comparing RegisterInfo::[alt_]name's pointer va [...] adds 4a9011dcdad [lldb] Skip failing parts of TestCppConstructors that use ' [...] adds 33aa5dfe9c2 [ARM] VMLAVA reduction patterns adds 066a76a234d Support OptionalAttr inside a StructAttr adds de3e65e60c8 [ARM][LowOverheadLoops] Check loop liveouts adds 10df88de217 [lldb] Remove some unnecessary includes from test sources adds 9746b3ae07d ErrorTest: Break up "ErrorMatchers" test adds 8131cb6e189 [lldb/DWARF] Add support for location lists in package files adds 79c7d34dccd Recommit: "[llvm-exegesis] Improve error reporting in Assem [...] adds 3d7b591dca8 [lldb][NFC] Pointer to reference conversion for CompilerDec [...] adds 284279ac23a [MLIR] Add naive fusion of parallel loops. adds 81e8b60b722 [OpenCL] Only declare _sat conversions for integer types adds a9122758641 [TableGen] Diagnose undefined fields when generating search [...] adds 1b2deb9ae00 [lldb] Remove Windows X-fail for TestCPPAuto and TestStepTarget adds 53eece04bd1 [lldb][NFC] Modernize test setup code in several lang/cpp tests adds 39cecabece8 [AArch64][ASMParser] Refuse equal source/destination for LD [...] adds ff4639f0601 AMDGPU/GlobalISel: Select MUBUF path for global atomic cmpxchg adds e01a3d49c22 [PatternMatch] Match XOR variant of unsigned-add overflow check. adds a6a585b8030 [CGP] Adjust CodeGen tests after e01a3d49c22 adds bc23e83e45e Add <128 x i1> as an intrinsic type adds 440ca29ea26 [Hexagon][NFC] Rename VK_Hexagon_PCREL to VK_PCREL adds b329d1b06eb [AMDGPU][ConstantFolding] Fold llvm.amdgcn.fmul.legacy intrinsic adds bde0e320bcf [gn build] revert e8e078c8bf7987 adds 39317349909 [AArch64][SVE] Add initial backend support for FP splat_vector adds 461fd94f004 [ARM,MVE] Fix predicate types of some intrinsics adds d97d4092772 [mlir] NFC: use ValueRange for BlockArgument in ConvertStan [...] adds 9b91bcf6c61 tsan: removing redundant loop in ThreadClock::release() adds bb61021a8fc [lldb][NFC] Remove giant do{...}while(false); in ClangASTSo [...] adds 896ee361a64 [mlir][spirv] Add mlir-vulkan-runner adds 7a554270c03 [SystemZ] Regenerate risbg tests. NFCI. adds f12fb2d99b8 [IRBuilder] Always respect inserter/folder adds f50fe5eb6d2 [Sema][CodeComplete] Handle symlinks for include code completion adds 6b5ce0de7e5 [InstCombine] Fix removal from deferred instructions adds 476ca094c84 [mlir][ods] Adding attribute setters generation adds b92b1701cd3 Revert "[IRBuilder] Always respect inserter/folder" adds 3f7d0e7e319 [NFC][compiler-rt][test] Fully qualify string -> std::string adds a829443cc73 [libc++] Fix ABI break in __bit_reference. adds ada205e91eb [AMDGPU] Fix assumption about LaneBitmask content adds a54d81f5979 [analyzer] CERT: POS34-C adds f559cecc3e0 [X86] Add DCI.isBeforeLegalize() check to the v64i1 constan [...] adds f14f9bd22ea [gn build] Set up include_dirs for a54d81f597 (first checke [...] adds e84aa5922b1 Fix Block::eraseArgument when block arg is also a successor [...] adds 069b85fed11 [gn build] Port a54d81f5979 adds 187204cd746 [gn build] use \bfoo\b instead of \<foo\> in sync script adds 0eddeeab29a [ValueTracking] Improve isKnownNonNaN() to recognize zero splats. adds 170ae68fef0 [AssumeBundle] Add documentation for the operand bundles of [...] adds df590f51b62 [lldb/Core] Remove locking in the PluginManager adds 6b6c96695c0 [mlir][ODS] Add a new trait `TypesMatchWith` adds 4a7364f1c2e [mlir][Parser] Use APFloat instead of FloatAttr when parsin [...] adds c7fc0e5da6c Revert "[PatternMatch] Match XOR variant of unsigned-add ov [...] adds fd0e8b4c0ca [mlir][NFC] Fix warning for mismatched sign comparison. adds 0a2626d0cdc [DDG] Data Dependence Graph - Graph Simplification adds 376c68539c5 [mlir][NFC] Fix 'gatherLoops' utility adds 84f80b1faae [CMake] Only detect the linker once in AddLLVM.cmake adds 59982a6d8f9 [UpdateTestChecks] Add support for '.' in ir function names adds 025ff5a4eaf [AMDGPU] Regenerate immediate constant tests adds 076475713c2 [libFuzzer] Fix denominator in the "inputs have DFT" log line. adds 129c911efaa Include static prof data when collecting loop BBs adds 0ba9ee9f0e5 [mlir] [VectorOps] Framework for progressive lowering of ve [...] adds f6875c434ec Reapply [IRBuilder] Always respect inserter/folder adds ba3f863dfb9 [OpenMP][OMPIRBuilder] Introducing the `OMPBuilderCBHelpers [...] adds b1d47467e26 [Hexagon] Change HVX vector predicate types from v512/1024i [...] adds 2ade59ec943 [x86] add test for uint->fp with unsafe-fp-math (PR43609); NFC adds f5678d4a6a6 [AMDGPU] Update AMDGPUUsage with DWARF proposal adds e4d20ec8add [IndVarSimply] Fix assert/release build difference. adds 788e74ce29c [AMDGPU] AMDGPUUsage define call convention ABI adds 6ba2d7b166c [libc++] Fixes backreferences for extended grammar. adds c3478eff7a6 [libc++] reduce <complex> parsing time adds ddd2257f48a [TSan] Fix incorrect expansion of `%deflake` lit substitution. adds 03954a12aec [AMDGPU] Fix DS_WRITE_B32 patterns adds d48d3391569 [lld][ELF] Add --shuffle-sections=seed to shuffle input sections adds 7d91633a2b9 Fix broken test on Windows caused by D74790 adds 85fb997659b [ORC] Add generic initializer/deinitializer support. adds 7ff1f55a121 libclang: Add static build support for Windows adds c4b8c3ddc1a Add benchmarks for basic_string::erase adds 4960eb4a1bd Another fix for 7d91633a2b9b1f563dc14c632cc0c461c3651f76 adds 9df65ca19e5 [ORC] Qualify nullptr_t. adds 63d0932c358 [ORC] Fix a missing move. adds 0b6ead018a6 AMDGPU/GlobalISel: Cleanup min/max RegBankSelect tests adds cbc3b3046f6 AMDGPU/GlobalISel: Remove outdated comment adds ed07c89fc50 Add cl_khr_mipmap_image_writes as supported to AMDGPU adds 4bb0c8f91cb AMDGPU: Enable integer division bypass adds f5efa08247c [JITLink] Fix testcase for main JITDylib rename in 85fb997659b. adds 38419b8afa8 [gn build] Port 85fb997659b adds 709fd989b64 [clang-tidy] fix readability-redundant-member-init auto-fix [...] adds 16aabc86e0a [WebAssembly] Fix memory bug introduced in 52861809994c adds d1d5180e690 [NFC] Fix issues with clang-tidy checks list.rst adds 562c6b80192 Add a `%darwin_min_target_with_tls_support` lit substitution. adds 95e3956189a Add an Offset field to the SourceLocation for LookupResult [...] adds 28e0449ec69 [mlir][Linalg] Allow specifiying zero-rank shaped type oper [...] new 0edb2129258 [MS] Mark vectorcall FP and vector args inreg new 40463301e45 [ELF][test] Fix shuffle_sections.s new 878159038b0 [ELF][test] Fix --symbol-ordering-file tests of shuffle_sections.s new bd4812776bc [WebAssembly] Use llvm::Optional to store optional symbol a [...] new a750422609e [mlir] Update usage of createJITDylib to createBareJITDylib [...] new 6990eaf1fe0 [lldb/Test] Skip VSCode test on embedded Darwin The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../bugprone/ReservedIdentifierCheck.cpp | 2 + .../misc/UnconventionalAssignOperatorCheck.cpp | 7 +- .../readability/IdentifierNamingCheck.cpp | 2 + .../readability/RedundantStringCStrCheck.cpp | 2 +- clang-tools-extra/clangd/ClangdLSPServer.cpp | 1 + clang-tools-extra/clangd/Protocol.h | 2 + .../clangd/test/initialize-params.test | 1 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 5 +- .../misc-unconventional-assign-operator.cpp | 18 + .../checkers/modernize-use-default-member-init.cpp | 14 + clang/docs/UsersManual.rst | 48 +- clang/docs/analyzer/checkers.rst | 32 + clang/include/clang-c/Platform.h | 20 +- clang/include/clang/Basic/BuiltinsHexagon.def | 16 +- clang/include/clang/Basic/BuiltinsHexagonDep.def | 328 +- .../clang/Basic/BuiltinsHexagonMapCustomDep.def | 206 ++ clang/include/clang/Basic/CodeGenOptions.def | 1 - clang/include/clang/Basic/arm_mve.td | 8 +- clang/include/clang/Basic/arm_mve_defs.td | 2 + clang/include/clang/Driver/CC1Options.td | 2 - .../clang/StaticAnalyzer/Checkers/Checkers.td | 12 + .../Core/BugReporter/CommonBugCategories.h | 24 +- clang/include/clang/module.modulemap | 1 + clang/lib/AST/ExprConstant.cpp | 38 +- clang/lib/Basic/Targets/AMDGPU.h | 1 + clang/lib/Basic/Targets/Hexagon.h | 6 + clang/lib/CodeGen/BackendUtil.cpp | 23 +- clang/lib/CodeGen/CGBuiltin.cpp | 140 +- clang/lib/CodeGen/CGDebugInfo.cpp | 3 +- clang/lib/CodeGen/CGDecl.cpp | 7 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 125 +- clang/lib/CodeGen/CodeGenFunction.h | 109 + clang/lib/CodeGen/CodeGenTypes.cpp | 53 +- clang/lib/CodeGen/TargetInfo.cpp | 2 +- clang/lib/Driver/ToolChains/Clang.cpp | 22 +- clang/lib/Format/TokenAnnotator.cpp | 11 +- clang/lib/Format/UnwrappedLineParser.cpp | 11 +- clang/lib/Frontend/CompilerInvocation.cpp | 10 - clang/lib/Sema/OpenCLBuiltins.td | 6 +- clang/lib/Sema/SemaCodeComplete.cpp | 11 +- clang/lib/StaticAnalyzer/Checkers/CMakeLists.txt | 1 + .../Checkers/cert/PutenvWithAutoChecker.cpp | 64 + .../StaticAnalyzer/Core/CommonBugCategories.cpp | 23 +- .../test/Analysis/cert/pos34-c-fp-suppression.cpp | 51 + clang/test/Analysis/cert/pos34-c.cpp | 61 + clang/test/CXX/expr/expr.const/p2-0x.cpp | 20 +- clang/test/CodeCompletion/included-symlinks.cpp | 16 + clang/test/CodeGen/aarch64-sve.c | 50 +- .../CodeGen/arm-mve-intrinsics/vector-shift-imm.c | 64 +- clang/test/CodeGen/arm-mve-intrinsics/vmullbq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vmulltq.c | 24 +- clang/test/CodeGen/builtins-hexagon-v66-128B.c | 2 +- clang/test/CodeGen/builtins-hexagon-v66.c | 2 +- clang/test/CodeGen/builtins-hvx128.c | 147 +- clang/test/CodeGen/builtins-hvx64.c | 147 +- clang/test/CodeGen/debug-info-extern-call.c | 2 +- clang/test/CodeGen/ppc-emmintrin.c | 4 +- clang/test/CodeGen/ppc-xmmintrin.c | 4 +- clang/test/CodeGen/vectorcall.c | 30 +- .../CodeGenCXX/dbg-info-all-calls-described.cpp | 12 +- clang/test/CodeGenCXX/inalloca-vector.cpp | 19 +- .../test/CodeGenCoroutines/coro-newpm-pipeline.cpp | 57 + clang/test/Driver/fp-model.c | 60 +- clang/test/OpenMP/cancel_codegen.cpp | 4 +- clang/test/OpenMP/parallel_codegen.cpp | 6 +- clang/test/OpenMP/target_firstprivate_codegen.cpp | 3 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 37 +- clang/test/SemaOpenCL/fdeclare-opencl-builtins.cl | 16 +- clang/tools/libclang/CMakeLists.txt | 5 +- clang/unittests/Format/CleanupTest.cpp | 25 + clang/www/cxx_status.html | 2 +- compiler-rt/lib/asan/tests/asan_str_test.cpp | 6 +- compiler-rt/lib/asan/tests/asan_test.cpp | 26 +- compiler-rt/lib/asan/tests/asan_test_utils.h | 14 +- compiler-rt/lib/fuzzer/FuzzerLoop.cpp | 10 +- compiler-rt/lib/tsan/rtl/tsan_clock.cpp | 2 - compiler-rt/test/fuzzer/dataflow.test | 4 +- compiler-rt/test/lit.common.cfg.py | 39 +- compiler-rt/test/tsan/dtls.c | 5 +- compiler-rt/test/tsan/lit.cfg.py | 2 +- compiler-rt/test/tsan/mutexset7.cpp | 3 +- compiler-rt/test/tsan/tls_race.cpp | 4 +- compiler-rt/test/tsan/tls_race2.cpp | 4 +- libcxx/benchmarks/string.bench.cpp | 54 + libcxx/include/__bit_reference | 15 + libcxx/include/complex | 21 +- libcxx/include/regex | 32 +- .../trivial_for_purposes_of_call.pass.cpp | 57 + .../std/re/re.alg/re.alg.match/extended.pass.cpp | 36 + .../std/re/re.alg/re.alg.search/extended.pass.cpp | 36 + lld/ELF/Arch/ARM.cpp | 19 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 2 + lld/ELF/Options.td | 2 + lld/ELF/Writer.cpp | 22 + lld/docs/ld.lld.1 | 2 + lld/test/ELF/arm-mov-relocs.s | 187 +- lld/test/ELF/shuffle-sections.s | 41 + lld/wasm/Driver.cpp | 4 +- lld/wasm/InputFiles.cpp | 2 +- lld/wasm/LTO.cpp | 4 +- lld/wasm/SymbolTable.cpp | 35 +- lld/wasm/SymbolTable.h | 17 +- lld/wasm/Symbols.h | 23 +- lld/wasm/SyntheticSections.cpp | 8 +- lldb/docs/resources/build.rst | 35 +- lldb/docs/status/status.rst | 46 +- lldb/include/lldb/Core/PluginManager.h | 3 - lldb/include/lldb/lldb-forward.h | 90 +- lldb/include/lldb/lldb-private-interfaces.h | 10 +- lldb/include/lldb/module.modulemap | 5 + lldb/packages/Python/lldbsuite/test/decorators.py | 2 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 2 +- lldb/source/API/SystemInitializerFull.cpp | 230 +- lldb/source/Core/Module.cpp | 4 +- lldb/source/Core/PluginManager.cpp | 1377 ++------ lldb/source/DataFormatters/FormatManager.cpp | 2 +- lldb/source/Plugins/CMakeLists.txt | 9 + .../ExpressionParser/Clang/ClangASTSource.cpp | 211 +- .../Clang/ClangExpressionDeclMap.cpp | 18 +- .../Clang/ClangExpressionDeclMap.h | 13 +- .../Plugins/Language/CPlusPlus/LibCxxVariant.cpp | 2 +- lldb/source/Plugins/Plugins.def.in | 2 + .../Process/Utility/DynamicRegisterInfo.cpp | 2 + lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 13 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h | 2 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 13 + .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 4 +- lldb/source/Target/ABI.cpp | 11 +- .../expression/formatters/TestFormatters.py | 8 +- .../API/commands/expression/formatters/main.cpp | 14 +- .../import-std-module/basic/TestImportStdModule.py | 2 +- .../conflicts/TestStdModuleWithConflicts.py | 2 +- lldb/test/API/commands/frame/var/main.c | 5 +- lldb/test/API/commands/target/basic/a.c | 1 - .../TestDataFormatterLibcxxForwardList.py | 3 +- .../iterator/TestDataFormatterLibccIterator.py | 3 +- .../libcxx/map/TestDataFormatterLibccMap.py | 2 +- .../multimap/TestDataFormatterLibccMultiMap.py | 3 +- .../multiset/TestDataFormatterLibcxxMultiSet.py | 5 +- .../data-formatter-stl/libcxx/multiset/main.cpp | 9 +- .../libcxx/queue/TestDataFormatterLibcxxQueue.py | 5 +- .../libcxx/set/TestDataFormatterLibcxxSet.py | 5 +- .../data-formatter-stl/libcxx/set/main.cpp | 9 +- .../libcxx/string/TestDataFormatterLibcxxString.py | 3 +- .../libcxx/tuple/TestDataFormatterLibcxxTuple.py | 3 +- .../libcxx/unordered/TestDataFormatterUnordered.py | 3 +- .../variant/TestDataFormatterLibcxxVariant.py | 2 +- .../basic_entry_values_x86_64/Makefile | 2 +- lldb/test/API/lang/c/anonymous/main.c | 8 +- lldb/test/API/lang/c/conflicting-symbol/One/One.c | 3 +- lldb/test/API/lang/c/conflicting-symbol/Two/Two.c | 3 +- lldb/test/API/lang/c/conflicting-symbol/main.c | 5 +- lldb/test/API/lang/c/forward/foo.c | 3 +- lldb/test/API/lang/c/forward/main.c | 1 - lldb/test/API/lang/c/global_variables/main.c | 3 +- lldb/test/API/lang/c/step-target/TestStepTarget.py | 1 - lldb/test/API/lang/c/step-target/main.c | 15 +- lldb/test/API/lang/c/stepping/main.c | 13 +- lldb/test/API/lang/c/strings/main.c | 6 +- lldb/test/API/lang/cpp/auto/TestCPPAuto.py | 15 +- lldb/test/API/lang/cpp/auto/main.cpp | 8 +- lldb/test/API/lang/cpp/bool/TestCPPBool.py | 8 +- ...estBreakpointInMemberFuncWNonPrimitiveParams.py | 3 +- .../lang/cpp/call-function/TestCallCPPFunction.py | 7 +- .../lang/cpp/chained-calls/TestCppChainedCalls.py | 33 +- lldb/test/API/lang/cpp/char8_t/TestCxxChar8_t.py | 11 +- lldb/test/API/lang/cpp/char8_t/main.cpp | 4 +- .../lang/cpp/constructors/TestCppConstructors.py | 8 + .../TestOverloadedFunctions.py | 16 +- lldb/test/API/lang/cpp/static_members/main.cpp | 2 - .../cpp/static_methods/TestCPPStaticMethods.py | 16 +- lldb/test/API/lang/cpp/stl/TestSTL.py | 53 +- .../test/API/lang/cpp/stl/TestStdCXXDisassembly.py | 33 +- .../cpp/unicode-literals/TestUnicodeLiterals.py | 28 +- .../API/lang/cpp/unique-types/TestUniqueTypes.py | 24 +- .../lang/cpp/unsigned_types/TestUnsignedTypes.py | 30 +- lldb/test/API/lang/cpp/wchar_t/TestCxxWCharT.py | 24 +- lldb/test/API/lang/cpp/wchar_t/main.cpp | 2 +- .../tools/lldb-vscode/attach/TestVSCode_attach.py | 2 + .../breakpoint/TestVSCode_setBreakpoints.py | 2 + .../TestVSCode_setExceptionBreakpoints.py | 1 + .../TestVSCode_setFunctionBreakpoints.py | 2 + .../tools/lldb-vscode/launch/TestVSCode_launch.py | 12 + .../stackTrace/TestVSCode_stackTrace.py | 1 + .../API/tools/lldb-vscode/step/TestVSCode_step.py | 1 + .../lldb-vscode/variables/TestVSCode_variables.py | 1 + lldb/test/Shell/SymbolFile/DWARF/dwp.s | 100 +- lldb/test/Shell/SymbolFile/NativePDB/ast-types.cpp | 6 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 217 +- llvm/cmake/modules/AddLLVM.cmake | 91 +- llvm/docs/AMDGPUUsage.rst | 3460 +++++++++++++++++++- llvm/docs/LangRef.rst | 66 +- .../BuildingAJIT/Chapter1/KaleidoscopeJIT.h | 2 +- .../BuildingAJIT/Chapter2/KaleidoscopeJIT.h | 2 +- llvm/include/llvm/Analysis/DDG.h | 8 + .../include/llvm/Analysis/DependenceGraphBuilder.h | 22 + llvm/include/llvm/BinaryFormat/Wasm.h | 10 +- llvm/include/llvm/CodeGen/CommandFlags.inc | 2 +- llvm/include/llvm/CodeGen/MachineLoopInfo.h | 4 + llvm/include/llvm/CodeGen/TargetLowering.h | 10 +- llvm/include/llvm/DebugInfo/GSYM/LookupResult.h | 4 +- .../include/llvm/ExecutionEngine/JITLink/JITLink.h | 2 + .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 1 + .../llvm/ExecutionEngine/Orc/CompileUtils.h | 4 +- llvm/include/llvm/ExecutionEngine/Orc/Core.h | 122 +- .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 64 + .../llvm/ExecutionEngine/Orc/IRCompileLayer.h | 10 +- .../llvm/ExecutionEngine/Orc/IRTransformLayer.h | 7 +- .../llvm/ExecutionEngine/Orc/IndirectionUtils.h | 2 +- llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 103 +- llvm/include/llvm/ExecutionEngine/Orc/Layer.h | 33 +- .../llvm/ExecutionEngine/Orc/MachOPlatform.h | 147 + llvm/include/llvm/ExecutionEngine/Orc/Mangling.h | 66 + .../llvm/ExecutionEngine/Orc/ObjectLinkingLayer.h | 14 + .../llvm/ExecutionEngine/Orc/SymbolStringPool.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 1 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 9 + llvm/include/llvm/IR/IntrinsicsHexagon.td | 56 +- llvm/include/llvm/IR/IntrinsicsHexagonDep.td | 572 ++-- llvm/include/llvm/MC/MCExpr.h | 2 +- llvm/include/llvm/MC/MCSymbolWasm.h | 7 +- llvm/include/llvm/Passes/PassBuilder.h | 6 + llvm/include/llvm/Target/TargetMachine.h | 3 + llvm/include/llvm/Target/TargetOptions.h | 15 +- .../llvm/Transforms/Coroutines/CoroCleanup.h | 28 + .../include/llvm/Transforms/Coroutines/CoroElide.h | 30 + .../include/llvm/Transforms/Coroutines/CoroSplit.h | 30 + .../Transforms/InstCombine/InstCombineWorklist.h | 10 +- llvm/lib/Analysis/ConstantFolding.cpp | 12 + llvm/lib/Analysis/DDG.cpp | 46 +- llvm/lib/Analysis/DependenceGraphBuilder.cpp | 105 + llvm/lib/Analysis/LazyCallGraph.cpp | 3 +- llvm/lib/Analysis/ValueTracking.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 15 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 9 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 6 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 4 +- llvm/lib/CodeGen/MachineBlockPlacement.cpp | 11 +- llvm/lib/CodeGen/MachineFunction.cpp | 3 +- llvm/lib/CodeGen/MachineLoopInfo.cpp | 7 + .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 2 +- llvm/lib/CodeGen/TargetOptionsImpl.cpp | 8 + llvm/lib/DebugInfo/GSYM/FunctionInfo.cpp | 2 + llvm/lib/DebugInfo/GSYM/InlineInfo.cpp | 2 + llvm/lib/ExecutionEngine/Orc/CMakeLists.txt | 2 + .../ExecutionEngine/Orc/CompileOnDemandLayer.cpp | 49 +- llvm/lib/ExecutionEngine/Orc/CompileUtils.cpp | 4 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 118 +- llvm/lib/ExecutionEngine/Orc/ExecutionUtils.cpp | 44 + llvm/lib/ExecutionEngine/Orc/IndirectionUtils.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 873 ++++- llvm/lib/ExecutionEngine/Orc/Layer.cpp | 82 +- llvm/lib/ExecutionEngine/Orc/LazyReexports.cpp | 7 +- llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp | 459 +++ llvm/lib/ExecutionEngine/Orc/Mangling.cpp | 131 + .../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 75 +- .../Orc/RTDyldObjectLinkingLayer.cpp | 6 +- llvm/lib/IR/Function.cpp | 7 +- llvm/lib/IR/IRBuilder.cpp | 27 +- llvm/lib/MC/MCExpr.cpp | 4 +- llvm/lib/Object/WasmObjectFile.cpp | 32 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 5 +- llvm/lib/Passes/PassBuilder.cpp | 34 + llvm/lib/Passes/PassRegistry.def | 3 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 29 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 7 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 1 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 3 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 36 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 3 + .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 10 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 26 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 9 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 61 + llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + llvm/lib/Target/AMDGPU/DSInstructions.td | 2 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 9 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 50 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 3 - llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 6 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 154 +- llvm/lib/Target/ARM/ARMISelLowering.h | 20 + llvm/lib/Target/ARM/ARMInstrMVE.td | 174 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 54 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 3 + llvm/lib/Target/Hexagon/HexagonISelDAGToDAGHVX.cpp | 10 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 46 +- llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 2 - llvm/lib/Target/Hexagon/HexagonIntrinsics.td | 70 - llvm/lib/Target/Hexagon/HexagonIntrinsicsV60.td | 64 +- llvm/lib/Target/Hexagon/HexagonMCInstLower.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.td | 6 +- llvm/lib/Target/Hexagon/HexagonSubtarget.h | 3 - .../MCTargetDesc/HexagonELFObjectWriter.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp | 6 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 53 +- llvm/lib/Target/Mips/MipsInstrFPU.td | 1 + llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 109 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 173 +- llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp | 15 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 131 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.h | 60 +- llvm/lib/Target/SystemZ/SystemZISelLowering.h | 8 + .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 4 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 109 +- llvm/lib/Target/X86/X86ISelLowering.h | 3 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 3 + llvm/lib/Transforms/Coroutines/CoroCleanup.cpp | 28 +- llvm/lib/Transforms/Coroutines/CoroElide.cpp | 56 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 167 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 13 +- .../Analysis/ConstantFolding/AMDGPU/fmul_legacy.ll | 44 + .../AMDGPU/lit.local.cfg | 0 llvm/test/Analysis/DDG/basic-a.ll | 63 +- llvm/test/Analysis/DDG/basic-b.ll | 82 +- llvm/test/Analysis/DDG/basic-loopnest.ll | 105 +- llvm/test/CodeGen/AArch64/arm64-anyregcc.ll | 2 +- llvm/test/CodeGen/AArch64/arm64-patchpoint.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll | 2 +- llvm/test/CodeGen/AArch64/sve-vector-splat.ll | 101 + .../sve2-intrinsics-polynomial-arithmetic-128.ll | 31 + .../sve2-intrinsics-polynomial-arithmetic.ll | 149 + .../inst-select-amdgpu-atomic-cmpxchg-global.mir | 826 +++++ .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 194 ++ .../AMDGPU/GlobalISel/regbankselect-smax.mir | 154 +- .../AMDGPU/GlobalISel/regbankselect-smin.mir | 157 +- .../AMDGPU/GlobalISel/regbankselect-umax.mir | 157 +- .../AMDGPU/GlobalISel/regbankselect-umin.mir | 161 +- .../CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll | 4 +- llvm/test/CodeGen/AMDGPU/bypass-div.ll | 1208 +++++++ llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 194 +- llvm/test/CodeGen/AMDGPU/imm.ll | 1734 ++++++++-- llvm/test/CodeGen/AMDGPU/imm16.ll | 891 ++++- llvm/test/CodeGen/AMDGPU/sdiv64.ll | 4 +- llvm/test/CodeGen/AMDGPU/sdivrem64.r600.ll | 2 +- llvm/test/CodeGen/AMDGPU/srem64.ll | 4 +- llvm/test/CodeGen/AMDGPU/udiv64.ll | 97 +- llvm/test/CodeGen/AMDGPU/urem64.ll | 4 +- llvm/test/CodeGen/ARM/smml.ll | 2 +- .../CodeGen/Hexagon/autohvx/bitwise-pred-128b.ll | 2 +- .../CodeGen/Hexagon/bug-aa4463-ifconv-vecpred.ll | 30 +- .../test/CodeGen/Hexagon/convert_const_i1_to_i8.ll | 4 +- llvm/test/CodeGen/Hexagon/early-if-vecpred.ll | 13 +- llvm/test/CodeGen/Hexagon/eliminate-pred-spill.ll | 114 +- llvm/test/CodeGen/Hexagon/hvx-byte-store-double.ll | 27 +- llvm/test/CodeGen/Hexagon/hvx-byte-store.ll | 27 +- llvm/test/CodeGen/Hexagon/hvx-dbl-dual-output.ll | 29 +- llvm/test/CodeGen/Hexagon/hvx-dual-output.ll | 29 +- llvm/test/CodeGen/Hexagon/inline-asm-qv.ll | 7 +- llvm/test/CodeGen/Hexagon/inline-asm-vecpred128.ll | 2 +- llvm/test/CodeGen/Hexagon/intrinsics-v60-alu.ll | 73 +- llvm/test/CodeGen/Hexagon/intrinsics-v60-misc.ll | 147 +- llvm/test/CodeGen/Hexagon/intrinsics-v60-vcmp.ll | 301 +- .../Hexagon/intrinsics/byte-store-double.ll | 26 +- llvm/test/CodeGen/Hexagon/intrinsics/byte-store.ll | 26 +- .../Hexagon/intrinsics/v65-gather-double.ll | 20 +- llvm/test/CodeGen/Hexagon/intrinsics/v65-gather.ll | 20 +- .../Hexagon/intrinsics/v65-scatter-double.ll | 19 +- .../test/CodeGen/Hexagon/intrinsics/v65-scatter.ll | 19 +- llvm/test/CodeGen/Hexagon/intrinsics/v65.ll | 18 +- llvm/test/CodeGen/Hexagon/late_instr.ll | 26 +- llvm/test/CodeGen/Hexagon/peephole-move-phi.ll | 22 +- llvm/test/CodeGen/Hexagon/prof-early-if.ll | 2 +- llvm/test/CodeGen/Hexagon/reg-scavengebug-2.ll | 48 +- llvm/test/CodeGen/Hexagon/reg-scavengebug-3.ll | 16 +- llvm/test/CodeGen/Hexagon/reg-scavengebug-4.ll | 16 +- .../CodeGen/Hexagon/reg-scavenger-valid-slot.ll | 16 +- llvm/test/CodeGen/Hexagon/split-vecpred.ll | 24 +- llvm/test/CodeGen/Hexagon/swp-prolog-phi.ll | 12 +- llvm/test/CodeGen/Hexagon/swp-sigma.ll | 54 +- llvm/test/CodeGen/Hexagon/v6-inlasm4.ll | 9 +- llvm/test/CodeGen/Hexagon/v6-spill1.ll | 60 +- llvm/test/CodeGen/Hexagon/v6-unaligned-spill.ll | 4 +- llvm/test/CodeGen/Hexagon/v6-vecpred-copy.ll | 75 +- llvm/test/CodeGen/Hexagon/v60-vecpred-spill.ll | 60 +- llvm/test/CodeGen/Hexagon/v60-vsel1.ll | 14 +- llvm/test/CodeGen/Hexagon/v60-vsel2.ll | 14 +- llvm/test/CodeGen/Hexagon/v60Intrins.ll | 444 +-- llvm/test/CodeGen/Hexagon/v60_sort16.ll | 9 +- llvm/test/CodeGen/Hexagon/v60small.ll | 26 +- llvm/test/CodeGen/Hexagon/v62-inlasm4.ll | 9 +- llvm/test/CodeGen/Hexagon/v6vect-dbl-spill.ll | 84 +- llvm/test/CodeGen/Hexagon/v6vect-pred2.ll | 9 +- llvm/test/CodeGen/Hexagon/v6vect-spill-kill.ll | 78 +- llvm/test/CodeGen/Hexagon/vec-pred-spill1.ll | 21 +- llvm/test/CodeGen/Hexagon/vecPred2Vec.ll | 15 +- llvm/test/CodeGen/Hexagon/vect-downscale.ll | 8 +- llvm/test/CodeGen/Hexagon/vector-align.ll | 19 +- llvm/test/CodeGen/Hexagon/vselect-pseudo.ll | 4 +- .../CodeGen/MIR/Hexagon/bundled-call-site-info.mir | 2 + .../test/CodeGen/MIR/X86/call-site-info-error1.mir | 2 +- .../test/CodeGen/MIR/X86/call-site-info-error2.mir | 2 +- .../test/CodeGen/MIR/X86/call-site-info-error3.mir | 2 +- .../test/CodeGen/MIR/X86/call-site-info-error4.mir | 4 +- .../GlobalISel/instruction-select/float_args.mir | 78 +- .../instruction-select/load_4_unaligned.mir | 89 + .../instruction-select/load_4_unaligned_r6.mir | 90 + .../Mips/GlobalISel/instruction-select/phi.mir | 18 +- .../Mips/GlobalISel/instruction-select/select.mir | 24 +- .../instruction-select/sitofp_and_uitofp.mir | 42 + .../instruction-select/store_4_unaligned.mir | 99 + .../instruction-select/store_4_unaligned_r6.mir | 96 + .../Mips/GlobalISel/irtranslator/float_args.ll | 62 +- .../Mips/GlobalISel/legalizer/load_4_unaligned.mir | 239 ++ .../load_split_because_of_memsize_or_align | 1146 +++++++ .../test/CodeGen/Mips/GlobalISel/legalizer/phi.mir | 156 +- .../CodeGen/Mips/GlobalISel/legalizer/select.mir | 14 +- .../GlobalISel/legalizer/sitofp_and_uitofp.mir | 96 +- .../GlobalISel/legalizer/store_4_unaligned.mir | 271 ++ .../store_split_because_of_memsize_or_align.mir | 1113 +++++++ .../CodeGen/Mips/GlobalISel/llvm-ir/float_args.ll | 47 +- .../Mips/GlobalISel/llvm-ir/load_4_unaligned.ll | 182 + .../load_split_because_of_memsize_or_align.ll | 692 ++++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/phi.ll | 23 +- .../test/CodeGen/Mips/GlobalISel/llvm-ir/select.ll | 2 +- .../Mips/GlobalISel/llvm-ir/store_4_unaligned.ll | 178 + .../store_split_because_of_memsize_or_align.ll | 588 ++++ .../Mips/GlobalISel/regbankselect/float_args.mir | 80 +- .../GlobalISel/regbankselect/load_4_unaligned.mir | 97 + .../CodeGen/Mips/GlobalISel/regbankselect/phi.mir | 32 +- .../Mips/GlobalISel/regbankselect/select.mir | 16 +- .../GlobalISel/regbankselect/sitofp_and_uitofp.mir | 37 + .../GlobalISel/regbankselect/store_4_unaligned.mir | 110 + llvm/test/CodeGen/SystemZ/risbg-01.ll | 287 +- llvm/test/CodeGen/SystemZ/risbg-02.ll | 65 +- llvm/test/CodeGen/SystemZ/risbg-03.ll | 15 +- llvm/test/CodeGen/SystemZ/risbg-04.ll | 265 +- llvm/test/CodeGen/SystemZ/vec-max-min-zerosplat.ll | 83 + .../cond-vector-reduce-mve-codegen.ll | 17 +- .../Thumb2/LowOverheadLoops/extract-element.mir | 186 ++ .../LowOverheadLoops/livereg-no-loop-def.mir | 168 + .../CodeGen/Thumb2/LowOverheadLoops/matrix.mir | 17 +- .../Thumb2/LowOverheadLoops/multiple-do-loops.mir | 2 - .../Thumb2/LowOverheadLoops/mve-tail-data-types.ll | 55 +- .../Thumb2/LowOverheadLoops/no-vpsel-liveout.mir | 183 ++ .../Thumb2/LowOverheadLoops/predicated-liveout.mir | 158 + .../LowOverheadLoops/vctp-add-operand-liveout.mir | 199 ++ .../Thumb2/LowOverheadLoops/vctp16-reduce.mir | 215 ++ .../LowOverheadLoops/vector-arith-codegen.ll | 35 +- .../test/CodeGen/Thumb2/LowOverheadLoops/wlstp.mir | 25 +- .../LowOverheadLoops/wrong-liveout-lsr-shift.mir | 214 ++ .../LowOverheadLoops/wrong-vctp-opcode-liveout.mir | 210 ++ .../wrong-vctp-operand-liveout.mir | 194 ++ .../Thumb2/mve-intrinsics/vector-shift-imm.ll | 132 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vmullbq.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-intrinsics/vmulltq.ll | 36 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 384 +-- llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 1086 +----- llvm/test/CodeGen/X86/avx512-mask-op.ll | 120 +- llvm/test/CodeGen/X86/block-placement-2.ll | 162 + llvm/test/CodeGen/X86/block-placement.ll | 2 +- llvm/test/CodeGen/X86/call-site-info-output.ll | 4 +- llvm/test/CodeGen/X86/hoist-invariant-load.ll | 2 +- llvm/test/CodeGen/X86/move_latch_to_loop_top.ll | 2 +- llvm/test/CodeGen/X86/ragreedy-bug.ll | 10 +- .../X86/speculative-load-hardening-indirect.ll | 2 +- llvm/test/CodeGen/X86/statepoint-allocas.ll | 2 +- llvm/test/CodeGen/X86/tail-dup-repeat.ll | 2 +- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 202 ++ llvm/test/CodeGen/X86/xray-custom-log.ll | 4 +- llvm/test/CodeGen/X86/xray-typed-event-log.ll | 4 +- .../DebugInfo/AArch64/call-site-info-output.ll | 2 +- llvm/test/DebugInfo/ARM/call-site-info-output.ll | 2 +- .../DebugInfo/ARM/entry-value-multi-byte-expr.ll | 2 +- .../MIR/AArch64/dbgcall-site-interpret-movzxi.mir | 2 +- .../MIR/AArch64/dbgcall-site-interpretation.mir | 2 +- .../MIR/AArch64/dbgcall-site-orr-moves.mir | 2 +- .../MIR/ARM/dbgcall-site-interpretation.mir | 2 +- .../MIR/ARM/dbgcall-site-propagated-value.mir | 4 +- .../MIR/ARM/dbgcallsite-noreg-is-imm-check.mir | 76 + .../MIR/ARM/if-coverter-call-site-info.mir | 5 +- .../dbgcall-site-instr-before-bundled-call.mir | 4 +- .../live-debug-values-bundled-entry-values.mir | 2 + llvm/test/DebugInfo/MIR/SystemZ/call-site-lzer.mir | 2 + llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/call-site-gnu-vs-dwarf5-attrs.mir | 10 +- .../dbg-call-site-spilled-arg-multiple-defs.mir | 4 +- .../MIR/X86/dbg-call-site-spilled-arg.mir | 4 +- .../MIR/X86/dbgcall-site-copy-super-sub.mir | 2 +- .../MIR/X86/dbgcall-site-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-lea-interpretation.mir | 2 +- .../MIR/X86/dbgcall-site-partial-describe.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reference.mir | 2 +- .../DebugInfo/MIR/X86/dbgcall-site-reg-shuffle.mir | 2 +- .../MIR/X86/dbgcall-site-two-fwd-reg-defs.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- .../DebugInfo/MIR/X86/debug-call-site-param.mir | 4 +- .../MIR/X86/entry-value-of-modified-param.mir | 2 +- .../DebugInfo/MIR/X86/entry-values-diamond-bbs.mir | 2 +- .../MIR/X86/kill-entry-value-after-diamond-bbs.mir | 2 +- .../MIR/X86/multiple-param-dbg-value-entry.mir | 2 +- .../MIR/X86/propagate-entry-value-cross-bbs.mir | 2 +- .../MIR/X86/unreachable-block-call-site.mir | 2 +- .../Sparc/entry-value-complex-reg-expr.ll | 2 + llvm/test/DebugInfo/X86/dbg-value-range.ll | 2 +- .../DebugInfo/X86/dbg-value-regmask-clobber.ll | 6 +- .../test/DebugInfo/X86/dbgcall-site-64-bit-imms.ll | 2 +- .../DebugInfo/X86/dbgcall-site-zero-valued-imms.ll | 2 +- llvm/test/DebugInfo/X86/dwarfdump-header.s | 10 +- llvm/test/DebugInfo/X86/dwarfdump-line-dwo.s | 2 +- .../DebugInfo/X86/dwarfdump-rnglists-dwarf64.s | 6 +- llvm/test/DebugInfo/X86/dwarfdump-rnglists.s | 6 +- .../test/DebugInfo/X86/dwarfdump-str-offsets-dwp.s | 10 +- .../X86/dwarfdump-str-offsets-invalid-6.s | 2 +- llvm/test/DebugInfo/X86/dwarfdump-str-offsets.s | 10 +- llvm/test/DebugInfo/X86/invalid-unit-header.s | 4 +- llvm/test/DebugInfo/X86/loclists-dwp.ll | 6 +- llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll | 88 + .../JITLink/X86/LocalDependencyPropagation.s | 4 +- llvm/test/ExecutionEngine/OrcLazy/objc-minimal.ll | 73 + .../MemorySanitizer/Mips/vararg-mips64.ll | 3 +- .../MemorySanitizer/Mips/vararg-mips64el.ll | 3 +- .../MemorySanitizer/PowerPC/vararg-ppc64.ll | 9 +- .../MemorySanitizer/PowerPC/vararg-ppc64le.ll | 9 +- .../MemorySanitizer/X86/vararg_call.ll | 6 +- .../MemorySanitizer/byval-alignment.ll | 3 +- .../Instrumentation/MemorySanitizer/msan_basic.ll | 5 +- llvm/test/MC/AArch64/armv8.3a-diagnostics.s | 12 + llvm/test/MC/AArch64/armv8.3a-signed-pointer.s | 8 + llvm/test/MC/WebAssembly/debug-info.ll | 2 - llvm/test/TableGen/generic-tables.td | 19 + .../CodeGenPrepare/AArch64/overflow-intrinsics.ll | 45 + .../CodeGenPrepare/SPARC/overflow-intrinsics.ll | 21 +- .../CodeGenPrepare/X86/overflow-intrinsics.ll | 45 + llvm/test/Transforms/Coroutines/ArgAddr.ll | 1 + ...c-with-param.ll => coro-alloc-with-param-O0.ll} | 37 +- ...c-with-param.ll => coro-alloc-with-param-O2.ll} | 40 +- .../test/Transforms/Coroutines/coro-catchswitch.ll | 1 + .../Transforms/Coroutines/coro-cleanup-lowering.ll | 30 + llvm/test/Transforms/Coroutines/coro-cleanup.ll | 1 + llvm/test/Transforms/Coroutines/coro-debug.ll | 1 + .../Coroutines/coro-eh-aware-edge-split-00.ll | 98 + .../Coroutines/coro-eh-aware-edge-split-01.ll | 92 + .../Coroutines/coro-eh-aware-edge-split-02.ll | 89 + .../Coroutines/coro-eh-aware-edge-split.ll | 218 -- llvm/test/Transforms/Coroutines/coro-elide.ll | 3 + .../Coroutines/coro-frame-arrayalloca.ll | 1 + .../Coroutines/coro-frame-unreachable.ll | 1 + llvm/test/Transforms/Coroutines/coro-frame.ll | 1 + llvm/test/Transforms/Coroutines/coro-heap-elide.ll | 3 + .../test/Transforms/Coroutines/coro-materialize.ll | 1 + llvm/test/Transforms/Coroutines/coro-padding.ll | 1 + llvm/test/Transforms/Coroutines/coro-param-copy.ll | 1 + .../Transforms/Coroutines/coro-spill-after-phi.ll | 1 + .../Transforms/Coroutines/coro-spill-corobegin.ll | 1 + llvm/test/Transforms/Coroutines/coro-split-00.ll | 1 + llvm/test/Transforms/Coroutines/coro-split-01.ll | 1 + llvm/test/Transforms/Coroutines/coro-split-02.ll | 1 + .../test/Transforms/Coroutines/coro-split-alloc.ll | 1 + llvm/test/Transforms/Coroutines/coro-split-dbg.ll | 1 + .../{coro-split-eh.ll => coro-split-eh-00.ll} | 60 +- .../{coro-split-eh.ll => coro-split-eh-01.ll} | 76 +- .../Transforms/Coroutines/coro-split-hidden.ll | 1 + .../Transforms/Coroutines/coro-split-musttail.ll | 1 + .../Transforms/Coroutines/coro-split-musttail1.ll | 1 + llvm/test/Transforms/Coroutines/ex0.ll | 1 + llvm/test/Transforms/Coroutines/ex1.ll | 1 + llvm/test/Transforms/Coroutines/ex2.ll | 1 + llvm/test/Transforms/Coroutines/ex3.ll | 1 + llvm/test/Transforms/Coroutines/ex4.ll | 1 + llvm/test/Transforms/Coroutines/ex5.ll | 1 + llvm/test/Transforms/Coroutines/no-suspend.ll | 1 + llvm/test/Transforms/Coroutines/phi-coro-end.ll | 1 + llvm/test/Transforms/Coroutines/restart-trigger.ll | 9 +- llvm/test/Transforms/Coroutines/smoketest.ll | 18 + .../IndVarSimplify/deterministic-scev-verify.ll | 38 + .../Transforms/InstCombine/saturating-add-sub.ll | 2 +- llvm/test/Transforms/SampleProfile/remap.ll | 2 +- .../llvm-dwarfdump/X86/debug-names-find-dwo.s | 10 +- llvm/test/tools/llvm-dwarfdump/X86/debug_loc_dwo.s | 2 +- .../X86/eh-frame-return-address-reg.s | 2 +- llvm/test/tools/llvm-dwarfdump/X86/locstats.ll | 2 +- .../llvm-dwarfdump/X86/stats-dbg-callsite-info.ll | 5 +- llvm/test/tools/llvm-dwarfdump/X86/typeunit-name.s | 6 +- .../X86/valid-call-site-GNU-extensions.ll | 2 +- .../tools/llvm-dwarfdump/X86/verify_debug_abbrev.s | 2 +- llvm/test/tools/llvm-dwp/X86/info-v5.s | 86 + .../tools/llvm-dwp/X86/wrong-unit-type-info-v5.s | 33 + llvm/test/tools/llvm-locstats/locstats.ll | 6 +- .../llvm-objcopy/ELF/add-symbol-no-symtab.test | 4 +- .../ELF/dynamic-reloc-no-section-headers.test | 6 +- .../test/tools/llvm-readobj/ELF/hidden-versym.test | 2 +- .../ELF/reloc-symbol-with-versioning.test | 2 +- .../tools/llvm-readobj/ELF/verdef-invalid.test | 4 +- .../tools/llvm-readobj/ELF/verneed-invalid.test | 12 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 6 +- .../tools/llvm-readobj/ELF/versym-invalid.test | 12 +- llvm/test/tools/llvm-readobj/wasm/symbols.test | 2 - .../test/tools/llvm-readobj/wasm/wasm-imports.test | 1 - llvm/test/tools/yaml2obj/ELF/dynamic-symbols.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/gnu-hash-section.yaml | 4 +- .../tools/yaml2obj/ELF/implicit-sections-info.yaml | 41 +- .../yaml2obj/ELF/implicit-sections-types.yaml | 8 +- llvm/tools/lli/lli.cpp | 63 +- llvm/tools/llvm-dwp/llvm-dwp.cpp | 18 +- llvm/tools/llvm-exegesis/lib/Assembler.cpp | 18 +- llvm/tools/llvm-exegesis/lib/Assembler.h | 11 +- llvm/tools/llvm-exegesis/lib/BenchmarkRunner.cpp | 24 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 58 +- llvm/tools/llvm-jitlink/llvm-jitlink.h | 6 +- llvm/tools/llvm-readobj/WasmDumper.cpp | 8 +- llvm/tools/opt/NewPMDriver.cpp | 6 +- llvm/tools/opt/NewPMDriver.h | 2 +- llvm/tools/opt/opt.cpp | 2 +- llvm/unittests/Analysis/CGSCCPassManagerTest.cpp | 50 + llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp | 40 +- .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 15 +- llvm/unittests/ExecutionEngine/Orc/OrcTestCommon.h | 6 +- .../Orc/RTDyldObjectLinkingLayerTest.cpp | 6 +- llvm/unittests/Support/ErrorTest.cpp | 23 +- .../tools/llvm-exegesis/Common/AssemblerUtils.h | 4 +- llvm/utils/TableGen/IntrinsicEmitter.cpp | 4 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 2 +- llvm/utils/UpdateTestChecks/common.py | 2 +- llvm/utils/gn/build/BUILD.gn | 2 - .../utils/gn/build/sync_source_lists_from_cmake.py | 2 +- .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 2 + .../llvm/lib/ExecutionEngine/Orc/BUILD.gn | 2 + mlir/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 10 + mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 2 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 16 +- mlir/include/mlir/Dialect/LoopOps/Passes.h | 27 + mlir/include/mlir/Dialect/StandardOps/Ops.td | 96 +- mlir/include/mlir/Dialect/VectorOps/VectorOps.td | 17 +- mlir/include/mlir/IR/OpBase.td | 16 + mlir/include/mlir/IR/OperationSupport.h | 9 + mlir/include/mlir/InitAllPasses.h | 4 + mlir/include/mlir/Support/STLExtras.h | 6 + mlir/include/mlir/Transforms/DialectConversion.h | 6 +- mlir/include/mlir/Transforms/LoopUtils.h | 2 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 38 +- .../StandardToLLVM/ConvertStandardToLLVM.cpp | 49 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 +- .../Dialect/Linalg/Transforms/LinalgToLoops.cpp | 12 +- mlir/lib/Dialect/LoopOps/CMakeLists.txt | 2 + mlir/lib/Dialect/LoopOps/LoopOps.cpp | 19 +- mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt | 11 + .../LoopOps/Transforms/ParallelLoopFusion.cpp | 182 + mlir/lib/Dialect/StandardOps/Ops.cpp | 102 +- mlir/lib/Dialect/VectorOps/VectorTransforms.cpp | 244 +- mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 4 +- mlir/lib/IR/Block.cpp | 23 +- mlir/lib/Parser/Parser.cpp | 36 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 25 +- mlir/test/CMakeLists.txt | 7 + .../StandardToLLVM/convert-to-llvmir.mlir | 15 + mlir/test/Dialect/LLVMIR/invalid.mlir | 8 +- mlir/test/Dialect/LLVMIR/nvvm.mlir | 4 +- mlir/test/Dialect/Linalg/loops.mlir | 30 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 13 +- mlir/test/Dialect/Loops/parallel-loop-fusion.mlir | 309 ++ mlir/test/Dialect/VectorOps/invalid.mlir | 6 +- .../VectorOps/vector-contract-transforms.mlir | 147 +- mlir/test/IR/core-ops.mlir | 8 + mlir/test/IR/invalid-ops.mlir | 22 +- mlir/test/Target/nvvmir.mlir | 4 +- mlir/test/lib/Transforms/TestAffineDataCopy.cpp | 4 +- mlir/test/lib/Transforms/TestLoopFusion.cpp | 13 +- mlir/test/lit.cfg.py | 3 +- mlir/test/lit.site.cfg.py.in | 2 + mlir/test/mlir-tblgen/op-attribute.td | 10 + mlir/test/mlir-vulkan-runner/addf.mlir | 45 + mlir/test/mlir-vulkan-runner/lit.local.cfg | 2 + mlir/tools/CMakeLists.txt | 1 + mlir/tools/mlir-opt/CMakeLists.txt | 1 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 93 +- mlir/tools/mlir-tblgen/StructsGen.cpp | 56 +- mlir/tools/mlir-vulkan-runner/CMakeLists.txt | 105 + mlir/tools/mlir-vulkan-runner/VulkanRuntime.cpp | 717 ++++ mlir/tools/mlir-vulkan-runner/VulkanRuntime.h | 225 ++ .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 46 + .../mlir-vulkan-runner/vulkan-runtime-wrappers.cpp | 97 + mlir/unittests/TableGen/StructsGenTest.cpp | 10 +- mlir/unittests/TableGen/structs.td | 4 +- 677 files changed, 29601 insertions(+), 9496 deletions(-) create mode 100644 clang/include/clang/Basic/BuiltinsHexagonMapCustomDep.def create mode 100644 clang/lib/StaticAnalyzer/Checkers/cert/PutenvWithAutoChecker.cpp create mode 100644 clang/test/Analysis/cert/pos34-c-fp-suppression.cpp create mode 100644 clang/test/Analysis/cert/pos34-c.cpp create mode 100644 clang/test/CodeCompletion/included-symlinks.cpp create mode 100644 clang/test/CodeGenCoroutines/coro-newpm-pipeline.cpp create mode 100644 libcxx/test/libcxx/containers/sequences/vector.bool/trivial_for [...] create mode 100644 lld/test/ELF/shuffle-sections.s create mode 100644 llvm/include/llvm/ExecutionEngine/Orc/MachOPlatform.h create mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Mangling.h create mode 100644 llvm/include/llvm/Transforms/Coroutines/CoroCleanup.h create mode 100644 llvm/include/llvm/Transforms/Coroutines/CoroElide.h create mode 100644 llvm/include/llvm/Transforms/Coroutines/CoroSplit.h create mode 100644 llvm/lib/ExecutionEngine/Orc/MachOPlatform.cpp create mode 100644 llvm/lib/ExecutionEngine/Orc/Mangling.cpp create mode 100644 llvm/test/Analysis/ConstantFolding/AMDGPU/fmul_legacy.ll copy llvm/test/Analysis/{CostModel => ConstantFolding}/AMDGPU/lit.local.cfg (100%) create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-polynomial-arithmetic-128.ll create mode 100644 llvm/test/CodeGen/AArch64/sve2-intrinsics-polynomial-arithmetic.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgpu-atomic-c [...] create mode 100644 llvm/test/CodeGen/AMDGPU/bypass-div.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/load_4_una [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/load_4_una [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/store_4_un [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/store_4_un [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/load_4_unaligned.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/load_split_because_ [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/store_4_unaligned.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/store_split_because [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/load_4_unaligned.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/load_split_because_of [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/store_4_unaligned.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/store_split_because_o [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/load_4_unaligned.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/store_4_unaligned.mir create mode 100644 llvm/test/CodeGen/SystemZ/vec-max-min-zerosplat.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/extract-element.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/livereg-no-loop-def.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/no-vpsel-liveout.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/predicated-liveout.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vctp-add-operand-liveout.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/vctp16-reduce.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/wrong-liveout-lsr-shift.mir create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/wrong-vctp-opcode-liv [...] create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/wrong-vctp-operand-li [...] create mode 100644 llvm/test/CodeGen/X86/block-placement-2.ll create mode 100644 llvm/test/DebugInfo/MIR/ARM/dbgcallsite-noreg-is-imm-check.mir create mode 100644 llvm/test/DebugInfo/X86/no-entry-values-with-O0.ll create mode 100644 llvm/test/ExecutionEngine/OrcLazy/objc-minimal.ll copy llvm/test/Transforms/Coroutines/{coro-alloc-with-param.ll => coro-alloc-with- [...] rename llvm/test/Transforms/Coroutines/{coro-alloc-with-param.ll => coro-alloc-wit [...] create mode 100644 llvm/test/Transforms/Coroutines/coro-cleanup-lowering.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-eh-aware-edge-split-00.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-eh-aware-edge-split-01.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-eh-aware-edge-split-02.ll delete mode 100644 llvm/test/Transforms/Coroutines/coro-eh-aware-edge-split.ll copy llvm/test/Transforms/Coroutines/{coro-split-eh.ll => coro-split-eh-00.ll} (57%) rename llvm/test/Transforms/Coroutines/{coro-split-eh.ll => coro-split-eh-01.ll} (52%) create mode 100644 llvm/test/Transforms/IndVarSimplify/deterministic-scev-verify.ll create mode 100644 llvm/test/tools/llvm-dwp/X86/info-v5.s create mode 100644 llvm/test/tools/llvm-dwp/X86/wrong-unit-type-info-v5.s create mode 100644 mlir/include/mlir/Dialect/LoopOps/Passes.h create mode 100644 mlir/lib/Dialect/LoopOps/Transforms/CMakeLists.txt create mode 100644 mlir/lib/Dialect/LoopOps/Transforms/ParallelLoopFusion.cpp create mode 100644 mlir/test/Dialect/Loops/parallel-loop-fusion.mlir create mode 100644 mlir/test/mlir-vulkan-runner/addf.mlir create mode 100644 mlir/test/mlir-vulkan-runner/lit.local.cfg create mode 100644 mlir/tools/mlir-vulkan-runner/CMakeLists.txt create mode 100644 mlir/tools/mlir-vulkan-runner/VulkanRuntime.cpp create mode 100644 mlir/tools/mlir-vulkan-runner/VulkanRuntime.h create mode 100644 mlir/tools/mlir-vulkan-runner/mlir-vulkan-runner.cpp create mode 100644 mlir/tools/mlir-vulkan-runner/vulkan-runtime-wrappers.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (f6547f4b -> 2e024449)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards f6547f4b 0: update: llvm-linux: all new 2e024449 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f6547f4b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-build_llvm/console.log | 12769 +++++++++++++++++------------------ 03-build_linux/console.log | 872 +-- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 13813 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 8 files changed, 13828 insertions(+), 13810 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 updated (0692bc0ca7f -> 00244172f8e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 in repository toolchain/ci/gcc. from 0692bc0ca7f Add Changelog entries to relavent Changelog files for my la [...] adds e28336b5955 Daily bump. adds 65709f4b93c re PR target/90724 (ICE with __sync_bool_compare_and_swap w [...] adds 2d8ea3a0a60 Fix SLP downward group access classification [PR92420] adds 84a46517176 Don't pass booleans as mask types to simd clones [PR92710] adds e129cd5283c predcom: Fix invalid store-store commoning [PR93434] adds 56013948123 [fortran] ICE in gfc_validate_kind(): Got bad kind [PR93580] adds 52db14c1f70 Reject tail calls that read from an escaped RESULT_DECL [PR90313] adds 2408b93a10c Check for bitwise identity when encoding VECTOR_CSTs [PR92768] adds 9f2bbf581e7 Daily bump. adds fa463e6f423 Add -mavx512vbmi2 to i386-2.C and i386-3.C adds 44ea6508f10 [Fortran] ICE assign character pointer to non target PR93714 adds 00244172f8e [fortran] xfail no longer necessary in typebound_call_22.f03 No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 57 ++++++++++ gcc/DATESTAMP | 2 +- gcc/config/aarch64/aarch64.c | 3 + gcc/fold-const.c | 17 ++- gcc/fortran/ChangeLog | 22 ++++ gcc/fortran/expr.c | 14 +-- gcc/fortran/primary.c | 24 +++- gcc/testsuite/ChangeLog | 53 +++++++++ gcc/testsuite/g++.dg/other/i386-2.C | 2 +- gcc/testsuite/g++.dg/other/i386-3.C | 2 +- gcc/testsuite/g++.dg/torture/pr90313.cc | 33 ++++++ gcc/testsuite/gcc.c-torture/execute/pr93434.c | 36 ++++++ gcc/testsuite/gcc.dg/pr92768.c | 7 ++ gcc/testsuite/gcc.dg/vect/pr92420.c | 48 ++++++++ gcc/testsuite/gcc.dg/vect/pr92710.c | 12 ++ .../gfortran.dg/char_pointer_assign_6.f90 | 4 +- gcc/testsuite/gfortran.dg/pr93580.f90 | 13 +++ gcc/testsuite/gfortran.dg/pr93714_1.f90 | 11 ++ gcc/testsuite/gfortran.dg/pr93714_2.f90 | 11 ++ gcc/testsuite/gfortran.dg/typebound_call_22.f03 | 2 +- gcc/tree-core.h | 3 +- gcc/tree-predcom.c | 24 +++- gcc/tree-tailcall.c | 29 +++++ gcc/tree-vect-stmts.c | 121 ++++++++++++--------- gcc/tree-vector-builder.h | 2 +- 25 files changed, 478 insertions(+), 74 deletions(-) create mode 100644 gcc/testsuite/g++.dg/torture/pr90313.cc create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93434.c create mode 100644 gcc/testsuite/gcc.dg/pr92768.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92420.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92710.c create mode 100644 gcc/testsuite/gfortran.dg/pr93580.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93714_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93714_2.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 updated (7c3d674d -> 423ac8d5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 in repository toolchain/ci/base-artifacts. discards 7c3d674d 0: update: gcc-0692bc0ca7f47977ae6d3d8021f1552af2289c04: 1 new 423ac8d5 0: update: gcc-00244172f8e734dfb154ad91a8c7f347de23b06e: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7c3d674d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 434 +- 03-build_abe-bootstrap_O3/console.log | 66271 +++++++++++++++---------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 66835 ++++++++++++++++---------------- jenkins/manifest.sh | 8 +- 7 files changed, 66851 insertions(+), 66829 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig updated (9b15f7fae677 -> 4fccc2503536)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig in repository toolchain/ci/linux. from 9b15f7fae677 Linux 4.19.104 adds b436680bab27 Input: synaptics - switch T470s to RMI4 by default adds be21aa415d32 Input: synaptics - enable SMBus on ThinkPad L470 adds a2827b00d72c Input: synaptics - remove the LEN0049 dmi id from topbutto [...] adds f09e9a45d12f ALSA: usb-audio: Fix UAC2/3 effect unit parsing adds 0bef6d5c9ec2 ALSA: hda/realtek - Fix silent output on MSI-GL73 adds 9c8cd851a5e7 ALSA: usb-audio: Apply sample rate quirk for Audioengine D1 adds b7230b62fc07 arm64: cpufeature: Set the FP/SIMD compat HWCAP bits properly adds e074c64a27b5 arm64: nofpsmid: Handle TIF_FOREIGN_FPSTATE flag cleanly adds 59ed2b7a186a ALSA: usb-audio: sound: usb: usb true/false for bool return type adds 8e57f6a66102 ALSA: usb-audio: Add clock validity quirk for Denon MC7000 [...] adds ca0d17078b15 ext4: don't assume that mmp_nodename/bdevname have NUL adds 5ad597ec1467 ext4: fix support for inode sizes > 1024 bytes adds bda71c14e115 ext4: fix checksum errors with indexed dirs adds a5c03b93e7b5 ext4: add cond_resched() to ext4_protect_reserved_inode adds c48bf2fcad54 ext4: improve explanation of a mount failure caused by a m [...] adds 4a4257c75cfa Btrfs: fix race between using extent maps and merging them adds 67d9c9e4201c btrfs: ref-verify: fix memory leaks adds 2a902b48a096 btrfs: print message when tree-log replay starts adds a3eccdff2ce2 btrfs: log message when rw remount is attempted with uncle [...] adds 04b2cbc1a91d ARM: npcm: Bring back GPIOLIB support adds 7a89674c2e87 arm64: ssbs: Fix context-switch when SSBS is present on all CPUs adds 740d876bd956 KVM: nVMX: Use correct root level for nested EPT shadow pa [...] adds a4fc3b99c194 perf/x86/amd: Add missing L2 misses event spec to AMD Fami [...] adds e517ef194900 nvme: fix the parameter order for nvme_get_log in nvme_get [...] adds 910b13999566 IB/hfi1: Acquire lock to release TID entries when user fil [...] adds 63e58567e644 IB/hfi1: Close window for pq and request coliding adds 7697672ccbbe IB/rdmavt: Reset all QPs when the device is shut down adds 11c74276df2b RDMA/core: Fix invalid memory access in spec_filter_size adds b817c10bff21 RDMA/hfi1: Fix memory leak in _dev_comp_vect_mappings_create adds 5fb35764d696 RDMA/rxe: Fix soft lockup problem due to using tasklets in [...] adds 5595f492779d RDMA/core: Fix protection fault in get_pkey_idx_qp_list adds fce14b5b2f86 s390/time: Fix clk type in get_tod_clock adds 6f1e32c53e19 perf/x86/intel: Fix inaccurate period in context switch fo [...] adds aa90c2cbbefe hwmon: (pmbus/ltc2978) Fix PMBus polling of MFR_COMMON def [...] adds 32865d65c4d2 NFSv4.1 make cachethis=no for writes adds 056c7c22fcda jbd2: move the clearing of b_modified flag to the journal_ [...] adds 2a3cf3553ead jbd2: do not clear the BH_Mapped flag when forgetting a me [...] adds e39cc4b09437 KVM: x86/mmu: Fix struct guest_walker arrays for 5-level paging adds 4fccc2503536 Linux 4.19.105 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/arm/mach-npcm/Kconfig | 2 +- arch/arm64/kernel/cpufeature.c | 52 +++++++++++++--- arch/arm64/kernel/fpsimd.c | 20 ++++++- arch/arm64/kernel/process.c | 7 +++ arch/arm64/kvm/hyp/switch.c | 10 +++- arch/s390/include/asm/timex.h | 2 +- arch/x86/events/amd/core.c | 1 + arch/x86/events/intel/ds.c | 2 + arch/x86/kvm/paging_tmpl.h | 2 +- arch/x86/kvm/vmx/vmx.c | 3 + drivers/hwmon/pmbus/ltc2978.c | 4 +- drivers/infiniband/core/security.c | 24 +++----- drivers/infiniband/core/uverbs_cmd.c | 15 +++-- drivers/infiniband/hw/hfi1/affinity.c | 2 + drivers/infiniband/hw/hfi1/file_ops.c | 52 +++++++++------- drivers/infiniband/hw/hfi1/hfi.h | 5 +- drivers/infiniband/hw/hfi1/user_exp_rcv.c | 5 +- drivers/infiniband/hw/hfi1/user_sdma.c | 17 ++++-- drivers/infiniband/sw/rdmavt/qp.c | 84 +++++++++++++++----------- drivers/infiniband/sw/rxe/rxe_comp.c | 8 +-- drivers/input/mouse/synaptics.c | 4 +- drivers/nvme/host/core.c | 2 +- fs/btrfs/disk-io.c | 1 + fs/btrfs/extent_map.c | 11 ++++ fs/btrfs/ref-verify.c | 5 ++ fs/btrfs/super.c | 2 + fs/ext4/block_validity.c | 1 + fs/ext4/dir.c | 14 +++-- fs/ext4/ext4.h | 5 +- fs/ext4/inode.c | 12 ++++ fs/ext4/mmp.c | 12 ++-- fs/ext4/namei.c | 7 +++ fs/ext4/super.c | 32 +++++----- fs/jbd2/commit.c | 46 +++++++------- fs/jbd2/transaction.c | 10 ++-- fs/nfs/nfs4proc.c | 2 +- sound/pci/hda/patch_realtek.c | 1 + sound/usb/clock.c | 99 +++++++++++++++++++++---------- sound/usb/clock.h | 4 +- sound/usb/format.c | 3 +- sound/usb/mixer.c | 12 +++- sound/usb/quirks.c | 1 + 43 files changed, 404 insertions(+), 201 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig updated (f636e9feb9f -> 5175565cf15)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig in repository toolchain/ci/llvm-project. from f636e9feb9f [FPEnv][ARM] Don't call mutateStrictFPToFP when lowering adds 8dbe13ff509 [libcxx] Support Python 3.8 in the test suite adds cd5006d09d0 PR44890: Inherit explicitly-specified template arguments in [...] adds 3dee8be1c3f llvm: Use quotes around MSVC_DIA_SDK_DIR CMake variable adds 8de07c31c1a Fix a -Wbitwise-conditional-parentheses warning in _LIBUNWI [...] adds 2db1f7f59a2 Restore functionality of --sysroot on FreeBSD after b18cb9c47 adds be45a5a4092 [CodeGen][Tests] Fix b3cf70427eb1e97d9b89ba6e9298c280c8a32c74 adds a0fe9e05176 [SLPVectorizer] Do not assume extracelement idx is a ConstantInt. adds 222de784df4 [X86CmovConversion] Make heuristic for optimized cmov depth [...] adds d5f8656a68c [clangd] Make output order of allTargetDecls deterministic adds 7751f0c1915 Add testing for DW_OP_piece and fix a bug with small Scalar [...] adds cab81521b5a Fix a buffer-size bug when the first DW_OP_piece is undefined adds 5f76fcc9796 Fix unused function warning (PR44808) adds 5175565cf15 Add -std=c++20 flag, replace C++2a with C++20 throughout th [...] No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/FindTarget.cpp | 81 ++++++----- clang/docs/LanguageExtensions.rst | 2 +- clang/include/clang/Basic/DiagnosticASTKinds.td | 6 +- clang/include/clang/Basic/DiagnosticCommonKinds.td | 2 +- .../include/clang/Basic/DiagnosticFrontendKinds.td | 6 +- clang/include/clang/Basic/DiagnosticGroups.td | 41 +++--- clang/include/clang/Basic/DiagnosticLexKinds.td | 12 +- clang/include/clang/Basic/DiagnosticParseKinds.td | 38 +++--- clang/include/clang/Basic/DiagnosticSemaKinds.td | 84 ++++++------ clang/include/clang/Basic/LangStandards.def | 10 +- clang/include/clang/Basic/StmtNodes.td | 2 +- clang/include/clang/Sema/TemplateDeduction.h | 7 + clang/lib/Driver/ToolChains/FreeBSD.cpp | 9 +- clang/lib/Driver/ToolChains/FreeBSD.h | 12 +- clang/lib/Frontend/InitPreprocessor.cpp | 44 +++--- clang/lib/Sema/SemaTemplateDeduction.cpp | 2 +- .../basic/basic.lookup/basic.lookup.unqual/p3.cpp | 4 +- .../CXX/dcl.dcl/dcl.attr/dcl.attr.nodiscard/p2.cpp | 24 ++-- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p3.cpp | 72 +++++----- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p4.cpp | 24 ++-- .../dcl.fct.def/dcl.fct.def.default/p1.cpp | 22 +-- clang/test/CXX/drs/dr2xx.cpp | 6 +- clang/test/CXX/drs/dr6xx.cpp | 6 +- .../CXX/expr/expr.prim/expr.prim.lambda/p8.cpp | 6 +- clang/test/Driver/unknown-std.cpp | 4 +- clang/test/Lexer/cxx2a-spaceship.cpp | 12 +- clang/test/Lexer/cxx2a_keyword_as_cxx17.cpp | 18 +-- clang/test/Parser/cxx1z-decomposition.cpp | 10 +- clang/test/Parser/cxx2a-concept-declaration.cpp | 4 +- .../cxx2a-inline-nested-namespace-definition.cpp | 14 +- clang/test/Parser/explicit-bool.cpp | 32 ++--- clang/test/Preprocessor/init.c | 10 +- clang/test/SemaCXX/cxx17-compat.cpp | 36 ++--- clang/test/SemaCXX/cxx1z-constexpr-lambdas.cpp | 4 +- clang/test/SemaCXX/cxx1z-decomposition.cpp | 4 +- clang/test/SemaCXX/cxx2a-compat.cpp | 14 +- .../test/SemaCXX/cxx2a-initializer-aggregates.cpp | 12 +- clang/test/SemaCXX/member-init.cpp | 2 +- clang/test/SemaTemplate/deduction.cpp | 17 +++ clang/www/cxx_status.html | 17 ++- libcxx/utils/libcxx/test/target_info.py | 14 +- libunwind/src/UnwindCursor.hpp | 5 +- lldb/source/Expression/DWARFExpression.cpp | 22 ++- lldb/unittests/Expression/DWARFExpressionTest.cpp | 28 +++- llvm/cmake/config-ix.cmake | 2 +- llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 12 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 13 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 11 +- .../CodeGenPrepare}/PowerPC/lit.local.cfg | 0 .../test/Transforms/SLPVectorizer/X86/lookahead.ll | 150 +++++++++++++++++++++ 50 files changed, 630 insertions(+), 359 deletions(-) copy llvm/test/{Analysis/CostModel => Transforms/CodeGenPrepare}/PowerPC/lit.local [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig updated (2adf72b0 -> 40aafd1f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards 2adf72b0 0: update: llvm-linux: 16 new 40aafd1f 0: update: llvm-linux: 16 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (2adf72b0) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-build_llvm/console.log | 12566 +++++++++++++++++------------------ 03-build_linux/console.log | 850 +-- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 16 +- console.log | 13510 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 7 files changed, 13518 insertions(+), 13514 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2020