Tcwg-commits December 2020

tcwg-commits@lists.linaro.org

4 participants
11568 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (329583535d8 -> 67cbe5c8e68)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/gcc. from 329583535d8 Daily bump. adds 5ddff4204bf rs6000: Add support for powerpc64le-unknown-freebsd adds c2840cf16aa This patch fixes PR96320. See the explanatory comment in th [...] adds 47c1d976146 This patch fixes PRs 96100 and 96101. adds 06ba612e604 i386: Fix __builtin_rint with FE_DOWNWARD rounding directio [...] adds 67cbe5c8e68 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 18 +++++++ gcc/DATESTAMP | 2 +- gcc/config.gcc | 4 ++ gcc/config/i386/i386-expand.c | 16 +++--- gcc/config/rs6000/freebsd64.h | 12 +++-- gcc/configure | 3 ++ gcc/configure.ac | 3 ++ gcc/fortran/ChangeLog | 24 +++++++++ gcc/fortran/interface.c | 19 +++++-- gcc/fortran/trans-array.c | 21 +++++++- gcc/testsuite/ChangeLog | 22 +++++++++ gcc/testsuite/gcc.target/i386/pr96793-2.c | 28 +++++++++++ gcc/testsuite/gfortran.dg/char_length_23.f90 | 25 ++++++++++ gcc/testsuite/gfortran.dg/module_procedure_4.f90 | 63 ++++++++++++++++++++++++ 14 files changed, 244 insertions(+), 16 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr96793-2.c create mode 100644 gcc/testsuite/gfortran.dg/char_length_23.f90 create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_4.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (3e4abbda9c -> 1ffc60ec40)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from 3e4abbda9c Automatic date update in version.in adds 1ffc60ec40 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (044e4370f -> 1cf92bdfc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 044e4370f 2: update: binutils-gcc-linux-qemu: 21205 new 1cf92bdfc 2: update: binutils-gcc-linux-qemu: 21205 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (044e4370f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-prepare_abe/console.log | 446 +- 03-build_abe-binutils/console.log | 11953 ++++++------- 04-build_abe-stage1/console.log | 13925 ++++++++------- 05-build_linux/console.log | 630 +- 08-check_regression/console.log | 12 +- 08-check_regression/results.regressions | 12 +- 09-update_baseline/console.log | 82 +- 09-update_baseline/results.regressions | 12 +- console.log | 27404 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- 11 files changed, 27335 insertions(+), 27339 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (12ae2bc7084 -> d2754fbb65d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/gcc. from 12ae2bc7084 Fix standard name for zero/sign extend expanders adds 97d3ddcfc9c i386: Use existing temporary register in rounding functions adds 81615bb072c i386: Fix __builtin_rint with FE_DOWNWARD rounding directio [...] adds 7e999bd84f4 doc: Remove HSAIL from Language Standards adds c33fd160762 libgomp: Avoid bad "up" link in libgomp docs adds 2d3425a52f3 Daily bump. adds d2754fbb65d i386: Rounding functions TLC No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 38 +++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386-expand.c | 158 +++++++++++---------- gcc/doc/standards.texi | 8 -- gcc/testsuite/ChangeLog | 11 ++ .../gcc.target/i386/{pr96793-1.c => pr96793-2.c} | 2 +- libgomp/ChangeLog | 4 + libgomp/libgomp.texi | 2 +- 8 files changed, 136 insertions(+), 89 deletions(-) copy gcc/testsuite/gcc.target/i386/{pr96793-1.c => pr96793-2.c} (92%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (adf6c633a3 -> e2e3422ce1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/binutils-gdb. from adf6c633a3 Automatic date update in version.in adds 3e9373fcaf binutils: Use the newly built assembler and linker adds e2e3422ce1 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 5 +++++ binutils/testsuite/binutils-all/compress.exp | 11 ++++++++++- 3 files changed, 16 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig updated (363975b01 -> f99cc8cb2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards 363975b01 0: update: binutils-gcc-linux-qemu: boot new f99cc8cb2 0: update: binutils-gcc-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (363975b01) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 76 +- 02-prepare_abe/console.log | 240 +- 03-build_abe-binutils/console.log | 11484 ++++----- 04-build_abe-stage1/console.log | 20403 ++++++++------- 05-build_linux/console.log | 820 +- 06-build_abe-qemu/console.log | 6712 ++--- 07-boot_linux/console.log | 496 +- 08-check_regression/console.log | 12 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 12 +- 09-update_baseline/results.regressions | 2 +- console.log | 40305 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 13 files changed, 40269 insertions(+), 40307 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[gcc] branch master updated (d2754fbb65d -> 02a2d78f7ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from d2754fbb65d i386: Rounding functions TLC new 052870c3d1c arc: Don't use predicated vadd2 instructions in mov patterns. new e51727c6912 arc: Fix cached to uncached moves. new 6c806034136 arc: Update test pattern. new 5ccd07e3299 arc: Make use reg_renumber safe. new 8a90673beda arc: flip if-condition predicates in secondary reload hook new 02a2d78f7ad arc: generate mac(u) insn instead of macd(u) when destinati [...] The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/arc/arc.c | 14 ++++++++--- gcc/config/arc/arc.h | 2 +- gcc/config/arc/arc.md | 30 +++++++++++++----------- gcc/config/arc/simdext.md | 4 ++-- gcc/testsuite/gcc.target/arc/loop-3.c | 2 +- gcc/testsuite/gcc.target/arc/uncached-9.c | 39 +++++++++++++++++++++++++++++++ 6 files changed, 71 insertions(+), 20 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arc/uncached-9.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (25b33ea27b1 -> f2d3dc43d6b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/gcc. from 25b33ea27b1 Daily bump. adds 66d3e6b8911 Daily bump. adds c40b640ebce i386: Fix __builtin_floor with FE_DOWNWARD rounding directi [...] adds ea8d2c77e11 PR fortran/98307 - Dependency check fails when using "allocatable" adds 38e0d26587e Daily bump. adds 2435878321b modulo-sched: Carefully process loop counter initialization [...] adds dba421da877 Daily bump. adds 96a2c794eb8 Daily bump. adds a07cb501cd9 Daily bump. adds 6a5fa636d32 i386: Fix __builtin_trunc with FE_DOWNWARD rounding directi [...] adds bfe4f9f83d9 Daily bump. adds f7c9f203a73 rs6000: Add support for powerpc64le-unknown-freebsd adds 9db58db5b39 This patch fixes PRs 96100 and 96101. adds 5012380fe15 i386: Fix __builtin_rint with FE_DOWNWARD rounding directio [...] adds f2d3dc43d6b Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 45 ++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config.gcc | 4 ++ gcc/config/i386/i386.c | 66 ++++++++++++++--------- gcc/config/rs6000/freebsd64.h | 12 +++-- gcc/configure | 3 ++ gcc/configure.ac | 3 ++ gcc/fortran/ChangeLog | 22 ++++++++ gcc/fortran/trans-array.c | 21 +++++++- gcc/fortran/trans-stmt.c | 5 +- gcc/modulo-sched.c | 71 ++++++++++++++----------- gcc/testsuite/ChangeLog | 42 +++++++++++++++ gcc/testsuite/gcc.c-torture/execute/pr97421-1.c | 23 ++++++++ gcc/testsuite/gcc.c-torture/execute/pr97421-2.c | 18 +++++++ gcc/testsuite/gcc.c-torture/execute/pr97421-3.c | 22 ++++++++ gcc/testsuite/gcc.target/i386/pr96793-1.c | 28 ++++++++++ gcc/testsuite/gcc.target/i386/pr96793-2.c | 28 ++++++++++ gcc/testsuite/gcc.target/i386/pr96793.c | 28 ++++++++++ gcc/testsuite/gfortran.dg/char_length_23.f90 | 25 +++++++++ gcc/testsuite/gfortran.dg/forall_19.f90 | 32 +++++++++++ 20 files changed, 437 insertions(+), 63 deletions(-) create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr97421-1.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr97421-2.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr97421-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96793-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96793-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96793.c create mode 100644 gcc/testsuite/gfortran.dg/char_length_23.f90 create mode 100644 gcc/testsuite/gfortran.dg/forall_19.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (aa3ee105a -> 7404852d8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards aa3ee105a 0: update: binutils-gcc-glibc-llvm: 1 new 7404852d8 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (aa3ee105a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 16 +- 02-prepare_abe/console.log | 88 +- 03-build_abe-binutils/console.log | 10540 +- 04-build_abe-stage1/console.log | 16752 ++-- 05-build_abe-linux/console.log | 220 +- 06-build_abe-glibc/console.log | 38117 ++++---- 07-build_abe-stage2/console.log | 39462 ++++---- 08-build_llvm-true/console.log | 12744 +-- 10-benchmark--O2_LTO_marm/benchmark-start.log | 2 +- 10-benchmark--O2_LTO_marm/benchmark.log | 8 +- 10-benchmark--O2_LTO_marm/console.log | 194 +- 11-check_regression/console.log | 818 +- 11-check_regression/results-0.csv | 105 +- 11-check_regression/results-1.csv | 114 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-full.csv | 118 +- 11-check_regression/results.csv | 48 +- 11-check_regression/results.log | 2560 +- 12-update_baseline/console.log | 776 +- 12-update_baseline/results-0.csv | 105 +- 12-update_baseline/results-1.csv | 114 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-full.csv | 118 +- 12-update_baseline/results.csv | 48 +- 12-update_baseline/results.log | 2566 +- console.log | 119767 ++++++++++++----------- jenkins/manifest.sh | 10 +- results_id | 2 +- 28 files changed, 122732 insertions(+), 122756 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (a485a59d217 -> 5abfeccf10b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/llvm-project. from a485a59d217 [benchmark] Fixed a build error when using CMake 3.15.1 + NDK-R20 adds 5b17263b6b9 [AMDGPU][MC][NFC] Parser refactoring adds 8c25bb3d0d5 [AMDGPU][MC] Improved errors handling for v_interp* operands adds e673d401994 [RISCV] Define vmsbf.m/vmsif.m/vmsof.m/viota.m/vid.v intrinsics. adds 644da789e36 [AMDGPU] Split edge to make si_if dominate end_cf adds 0999408aea7 [clangd] Add error handling (elog) in code completion. adds c3b9d85bd4b [clang-tidy][NFC] Remove unnecessary headers adds e73f885c988 [PowerPC] Remove redundant COPY_TO_REGCLASS introduced by 8 [...] adds 496fb70b141 [MachO] Fix enum-int mismatch warning adds d55627d221b [flang] Fix bugs in .mod file for abstract interface adds b9a7c89d432 [MIRPrinter] Fix incorrect output of unnamed stack names adds d4ccef38d0b [InstCombine] 'hoist xor-by-constant from xor-by-value': ig [...] adds 4820af99ddc [TableGen] Fix bug in !interleave operator adds 38bfa25387f Revert "[benchmark] Fixed a build error when using CMake 3. [...] adds c7ff2c0da1a [AMDGPU][MC][NFC] Split large asm tests into smaller chunks adds dcd21572f97 [ValueTracking] Fix isKnownNonEqual() with constexpr mul adds e4df6a40dad [LV] Vectorize (some) early and multiple exit loops adds 4ffcd4fe9ac Revert "[LV] Vectorize (some) early and multiple exit loops" adds 4b33b238778 Reapply "[LV] Vectorize (some) early and multiple exit loop [...] adds 30f589c9121 [libc++] Constexpr-proof some machinery in not_fn.pass.cpp. NFCI. adds 7b00e9fae38 [libc++] [P1065] Constexpr invoke, reference_wrapper, mem_f [...] adds 9abc457724b [NewPM][AMDGPU] Port amdgpu-simplifylib/amdgpu-usenative adds dd756e3e848 [libc++] Fix a test failure in 7b00e9fae3 (D93815). adds 76a718ee939 [lldb] Deduplicate some lldb-server tests adds cf8f682c2dd [RISCV] Adjust tested vor ops for more stable tests. NFC. adds 34405b41d61 [CodeGen][ObjC] Destroy callee-destroyed arguments in the c [...] adds 6d02d12e172 [AMDGPU][MC][NFC] Added more tests for flat_global adds f931290308a [PowerPC] Parse and ignore .machine adds ef93f7a11c3 [SimplifyCFG] FoldBranchToCommonDest: gracefully handle unr [...] adds 87c032f7b44 [IR] Make Value::getType() work better with invalid IR. adds 1351f719d49 [InstSimplify] add tests for ctpop; NFC (PR48608) adds 236c4524a7c [InstSimplify] remove ctpop of 1 (low) bit adds b4655a0815d [NFC][sanitizer] Remove unused typedef adds 4a16c507cb6 [InstCombine] Disable unsafe select transform behind a flag adds 0f2c180163a [ValueTracking] Implement impliesPoison adds 44ee14f993f [WebAssembly][NFC] Finish cleaning up SIMD tablegen adds 6c36286a2e1 [NewPM] Fix CGSCCOptimizerLateEPCallbacks place in pipeline adds 5e09e9979bc [WebAssembly] Prototype extending pairwise add instructions adds 25007b4d7e0 [MLIR][NFC] Change FunctionLike::setAllArgAttrs/setAllResul [...] adds e6ae623314b [IROutliner] Adding support for consolidating functions wit [...] adds 85af1d6257f [test] Fix pr45360.ll under NPM adds 4ddf140c004 Fix PR35902: incorrect alignment used for ubsan check. adds c0a2d3b90b3 [libc++] Fix a test failure in 7b00e9fae3 (D93815). adds f782d5ea86f [flang] Detect call to abstract interface adds 4646de5d75c [NewPM][CodeGen] Introduce CodeGenPassBuilder to help build [...] adds 94427af60c6 Revert "[NewPM][CodeGen] Introduce CodeGenPassBuilder to he [...] adds 0e9abcfc192 [AMDGPU][NewPM] Port amdgpu-promote-alloca(-to-vector) adds 4f568fbd216 [PowerPC] Do not emit HW loop when TLS var accessed in PHI [...] adds 8b67c98c477 [UpdateTestChecks] Fix update_analyze_test_checks.py failure adds f3f9ce3b794 [RISCV] Define vmclr.m/vmset.m intrinsics. adds 1e23802507d [IROutliner] Merging identical output blocks for extracted [...] adds 1e3ed09165c [CodeGen] Use llvm::append_range (NFC) adds 5d2529f28f9 [Scalar] Construct SmallVector with iterator ranges (NFC) adds 2883cd98f3c [CFGPrinter] Use succ_empty (NFC) adds 55d13e6a867 [asan][test] Annotate glibc specific tests with REQUIRES: g [...] adds c2ef06d3dd0 [NewPM] Port infer-address-spaces adds c5d100fdf2d [test] Fix conditional-temporaries.cpp adds a8970dff1ae [ubsan][test] FLush stdout before checking interleaved stdo [...] adds 53f80d6b3a0 [lldb] Fix logging in lldb-server tests adds ed146d6291c [LLD][ELF] - Use LLVM_ELF_IMPORT_TYPES_ELFT instead of mult [...] adds ae6e89327b0 Precommit tests that have poison as shufflevector's placeholder adds a0b68a2925f [lldb] Deduplicate some tests in TestLldbGdbServer new 5abfeccf10b [ARM][AArch64] Add Cortex-A78C Support for Clang and LLVM The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clang-tidy/ClangTidy.cpp | 4 - clang-tools-extra/clang-tidy/ClangTidyCheck.cpp | 2 - .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 6 +- clang-tools-extra/clang-tidy/ClangTidyModule.h | 2 - clang-tools-extra/clang-tidy/ClangTidyOptions.cpp | 1 - .../clang-tidy/ClangTidyProfiling.cpp | 2 - clang-tools-extra/clangd/CodeComplete.cpp | 12 +- clang/include/clang/AST/Decl.h | 3 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 6 + clang/lib/AST/Decl.cpp | 11 + clang/lib/CodeGen/CGBuiltin.cpp | 22 + clang/lib/CodeGen/CGCXXABI.cpp | 4 +- clang/lib/CodeGen/CGObjCMac.cpp | 22 +- clang/lib/CodeGen/CodeGenFunction.cpp | 8 +- clang/test/CodeGen/builtins-wasm.c | 28 + clang/test/CodeGenCXX/catch-undef-behavior.cpp | 13 +- clang/test/CodeGenCXX/conditional-temporaries.cpp | 25 +- clang/test/CodeGenObjC/objc-dispatch-null-check.m | 34 + clang/test/CodeGenObjC/strong-in-c-struct.m | 18 + clang/test/CodeGenObjC/weak-in-c-struct.m | 19 + clang/test/CodeGenObjCXX/objc-struct-cxx-abi.mm | 53 + clang/test/Driver/aarch64-cpus.c | 8 + .../lib/sanitizer_common/sanitizer_stacktrace.h | 2 - .../test/asan/TestCases/Linux/printf-fortify-1.c | 2 +- .../test/asan/TestCases/Linux/printf-fortify-2.c | 2 +- .../test/asan/TestCases/Linux/printf-fortify-3.c | 2 +- .../test/asan/TestCases/Linux/printf-fortify-4.c | 2 +- .../test/asan/TestCases/Linux/printf-fortify-5.c | 2 +- .../TestCases/Linux/swapcontext_annotation.cpp | 4 +- .../test/asan/TestCases/Linux/swapcontext_test.cpp | 4 +- .../test/asan/TestCases/malloc-no-intercept.c | 2 +- compiler-rt/test/ubsan/TestCases/Misc/monitor.cpp | 1 + flang/lib/Semantics/mod-file.cpp | 11 +- flang/lib/Semantics/resolve-names.cpp | 10 +- flang/test/Semantics/modfile10.f90 | 37 + flang/test/Semantics/procinterface01.f90 | 2 +- flang/test/Semantics/resolve20.f90 | 11 + flang/test/Semantics/symbol15.f90 | 2 +- libcxx/docs/Cxx2aStatusPaperStatus.csv | 2 +- libcxx/docs/FeatureTestMacroTable.rst | 2 +- libcxx/include/__functional_base | 19 +- libcxx/include/functional | 54 +- libcxx/include/type_traits | 14 +- libcxx/include/version | 5 +- .../support.limits.general/array.version.pass.cpp | 26 - .../functional.version.pass.cpp | 30 +- .../iterator.version.pass.cpp | 26 - .../string_view.version.pass.cpp | 32 +- .../support.limits.general/tuple.version.pass.cpp | 26 - .../utility.version.pass.cpp | 26 - .../version.version.pass.cpp | 30 +- .../func.invoke/invoke_constexpr.pass.cpp | 279 + .../func.memfn/member_data.pass.cpp | 11 +- .../func.memfn/member_function.pass.cpp | 23 +- .../func.memfn/member_function_const.pass.cpp | 23 +- .../function.objects/func.not_fn/not_fn.pass.cpp | 248 +- .../func.search.default/default.pass.cpp | 21 +- .../func.search.default/default.pred.pass.cpp | 75 +- .../generate_feature_test_macro_components.py | 7 +- lld/ELF/InputFiles.h | 7 +- lld/ELF/SyntheticSections.h | 7 +- lld/ELF/Writer.cpp | 5 +- .../MachO/MachONormalizedFileFromAtoms.cpp | 2 +- .../test/tools/lldb-server/gdbremote_testcase.py | 4 +- .../API/tools/lldb-server/TestGdbRemoteAttach.py | 20 +- .../tools/lldb-server/TestGdbRemoteCompletion.py | 2 +- .../lldb-server/TestGdbRemoteExpeditedRegisters.py | 106 +- .../API/tools/lldb-server/TestGdbRemoteHostInfo.py | 18 +- .../lldb-server/TestGdbRemote_qThreadStopInfo.py | 80 +- .../API/tools/lldb-server/TestLldbGdbServer.py | 226 +- .../commandline/TestGdbRemoteConnection.py | 17 - .../signal-filtering/TestGdbRemote_QPassSignals.py | 4 - llvm/include/llvm/Analysis/ValueTracking.h | 5 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 56 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 9 + llvm/include/llvm/Support/AArch64TargetParser.def | 3 + llvm/include/llvm/Support/ARMTargetParser.def | 4 +- llvm/include/llvm/Transforms/IPO/IROutliner.h | 23 + .../llvm/Transforms/InstCombine/InstCombiner.h | 13 + .../llvm/Transforms/Scalar/InferAddressSpaces.h | 27 + llvm/lib/Analysis/CFGPrinter.cpp | 2 +- llvm/lib/Analysis/InstructionSimplify.cpp | 9 + llvm/lib/Analysis/ValueTracking.cpp | 69 +- llvm/lib/CodeGen/AsmPrinter/WinCFGuard.cpp | 3 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 2 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineFunction.cpp | 2 +- llvm/lib/CodeGen/MachineModuleInfo.cpp | 3 +- llvm/lib/CodeGen/MachineOutliner.cpp | 6 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 2 +- llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/ReachingDefAnalysis.cpp | 3 +- llvm/lib/CodeGen/RegAllocPBQP.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 23 +- llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/TableGen/Record.cpp | 37 +- llvm/lib/Target/AArch64/AArch64.td | 20 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 1 + llvm/lib/Target/AArch64/AArch64Subtarget.h | 1 + llvm/lib/Target/AMDGPU/AMDGPU.h | 28 +- llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 64 + llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 160 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 59 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 3 + .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 194 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 + llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 13 +- llvm/lib/Target/ARM/ARM.td | 10 + llvm/lib/Target/ARM/ARMSubtarget.cpp | 1 + llvm/lib/Target/ARM/ARMSubtarget.h | 1 + llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 6 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 8 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 68 +- llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp | 33 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 330 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 848 +- .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 2 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 558 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 10 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 47 +- llvm/lib/Transforms/Scalar/GVN.cpp | 2 +- llvm/lib/Transforms/Scalar/InferAddressSpaces.cpp | 94 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 8 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 4 +- llvm/lib/Transforms/Scalar/SROA.cpp | 4 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 7 + .../Vectorize/LoopVectorizationLegality.cpp | 25 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 59 +- .../test/Analysis/ValueTracking/known-non-equal.ll | 12 + .../test/CodeGen/AMDGPU/infer-addrpace-pipeline.ll | 15 +- llvm/test/CodeGen/AMDGPU/simplify-libcalls.ll | 3 + llvm/test/CodeGen/AMDGPU/simplify-libcalls2.ll | 1 + llvm/test/CodeGen/AMDGPU/sroa-before-unroll.ll | 2 + .../AMDGPU/unstructured-cfg-def-use-issue.ll | 333 + llvm/test/CodeGen/AMDGPU/vector-alloca.ll | 1 + llvm/test/CodeGen/MIR/AArch64/unnamed-stack.ll | 23 + llvm/test/CodeGen/PowerPC/alloca-crspill.ll | 8 +- llvm/test/CodeGen/PowerPC/pr48527.ll | 70 + llvm/test/CodeGen/RISCV/rvv/vid-rv32.ll | 545 + llvm/test/CodeGen/RISCV/rvv/vid-rv64.ll | 673 + llvm/test/CodeGen/RISCV/rvv/viota-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/viota-rv64.ll | 882 + llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll | 99 + llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll | 99 + llvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll | 99 + llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll | 99 + llvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll | 239 + llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv32.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv64.ll | 88 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 41 + llvm/test/MC/AMDGPU/flat-global.s | 40 + llvm/test/MC/AMDGPU/gfx10_asm_all.s | 126143 ------------------ llvm/test/MC/AMDGPU/gfx10_asm_ds.s | 6987 + llvm/test/MC/AMDGPU/gfx10_asm_flat.s | 128 + llvm/test/MC/AMDGPU/gfx10_asm_mubuf.s | 2289 + llvm/test/MC/AMDGPU/gfx10_asm_smem.s | 1194 + llvm/test/MC/AMDGPU/gfx10_asm_sop.s | 10072 ++ llvm/test/MC/AMDGPU/gfx10_asm_vop1.s | 16229 +++ llvm/test/MC/AMDGPU/gfx10_asm_vop2.s | 13092 ++ llvm/test/MC/AMDGPU/gfx10_asm_vop3.s | 13141 ++ llvm/test/MC/AMDGPU/gfx10_asm_vopc.s | 11576 ++ llvm/test/MC/AMDGPU/gfx10_asm_vopc_e64.s | 21692 +++ llvm/test/MC/AMDGPU/gfx10_asm_vopc_sdwa.s | 13816 ++ llvm/test/MC/AMDGPU/gfx10_asm_vopcx.s | 15975 +++ llvm/test/MC/AMDGPU/gfx10_err_pos.s | 51 +- llvm/test/MC/AMDGPU/gfx7_asm_all.s | 86860 ------------ llvm/test/MC/AMDGPU/gfx7_asm_ds.s | 3055 + llvm/test/MC/AMDGPU/gfx7_asm_exp.s | 82 + llvm/test/MC/AMDGPU/gfx7_asm_flat.s | 691 + llvm/test/MC/AMDGPU/gfx7_asm_mimg.s | 6661 + llvm/test/MC/AMDGPU/gfx7_asm_mtbuf.s | 1369 + llvm/test/MC/AMDGPU/gfx7_asm_mubuf.s | 5371 + llvm/test/MC/AMDGPU/gfx7_asm_smrd.s | 751 + llvm/test/MC/AMDGPU/gfx7_asm_sop1.s | 4096 + llvm/test/MC/AMDGPU/gfx7_asm_sop2.s | 6832 + llvm/test/MC/AMDGPU/gfx7_asm_sopc.s | 2266 + llvm/test/MC/AMDGPU/gfx7_asm_sopk.s | 850 + llvm/test/MC/AMDGPU/gfx7_asm_sopp.s | 145 + llvm/test/MC/AMDGPU/gfx7_asm_vintrp.s | 85 + llvm/test/MC/AMDGPU/gfx7_asm_vop1.s | 4576 + llvm/test/MC/AMDGPU/gfx7_asm_vop2.s | 3796 + llvm/test/MC/AMDGPU/gfx7_asm_vop3.s | 41875 ++++++ llvm/test/MC/AMDGPU/gfx7_asm_vop3_e64.s | 10534 ++ llvm/test/MC/AMDGPU/gfx7_asm_vopc.s | 14113 ++ llvm/test/MC/AMDGPU/gfx8_asm_all.s | 119543 ----------------- llvm/test/MC/AMDGPU/gfx8_asm_ds.s | 3160 + llvm/test/MC/AMDGPU/gfx8_asm_exp.s | 82 + llvm/test/MC/AMDGPU/gfx8_asm_flat.s | 601 + llvm/test/MC/AMDGPU/gfx8_asm_mimg.s | 6865 + llvm/test/MC/AMDGPU/gfx8_asm_mtbuf.s | 2689 + llvm/test/MC/AMDGPU/gfx8_asm_mubuf.s | 5488 + llvm/test/MC/AMDGPU/gfx8_asm_smem.s | 1165 + llvm/test/MC/AMDGPU/gfx8_asm_sop1.s | 4153 + llvm/test/MC/AMDGPU/gfx8_asm_sop2.s | 6952 + llvm/test/MC/AMDGPU/gfx8_asm_sopc.s | 2545 + llvm/test/MC/AMDGPU/gfx8_asm_sopk.s | 850 + llvm/test/MC/AMDGPU/gfx8_asm_sopp.s | 163 + llvm/test/MC/AMDGPU/gfx8_asm_vintrp.s | 85 + llvm/test/MC/AMDGPU/gfx8_asm_vop1.s | 13768 ++ llvm/test/MC/AMDGPU/gfx8_asm_vop2.s | 12568 ++ llvm/test/MC/AMDGPU/gfx8_asm_vop3.s | 43843 ++++++ llvm/test/MC/AMDGPU/gfx8_asm_vop3_e64.s | 13501 ++ llvm/test/MC/AMDGPU/gfx8_asm_vopc.s | 22963 ++++ llvm/test/MC/AMDGPU/gfx9_asm_all.s | 119325 ----------------- llvm/test/MC/AMDGPU/gfx9_asm_ds.s | 3364 + llvm/test/MC/AMDGPU/gfx9_asm_exp.s | 82 + llvm/test/MC/AMDGPU/gfx9_asm_flat.s | 4303 + llvm/test/MC/AMDGPU/gfx9_asm_mimg.s | 7108 + llvm/test/MC/AMDGPU/gfx9_asm_mtbuf.s | 2497 + llvm/test/MC/AMDGPU/gfx9_asm_mubuf.s | 5638 + llvm/test/MC/AMDGPU/gfx9_asm_smem.s | 4477 + llvm/test/MC/AMDGPU/gfx9_asm_sop1.s | 3634 + llvm/test/MC/AMDGPU/gfx9_asm_sop2.s | 6880 + llvm/test/MC/AMDGPU/gfx9_asm_sopc.s | 2113 + llvm/test/MC/AMDGPU/gfx9_asm_sopk.s | 652 + llvm/test/MC/AMDGPU/gfx9_asm_sopp.s | 166 + llvm/test/MC/AMDGPU/gfx9_asm_vintrp.s | 85 + llvm/test/MC/AMDGPU/gfx9_asm_vop1.s | 17017 +++ llvm/test/MC/AMDGPU/gfx9_asm_vop2.s | 14962 +++ llvm/test/MC/AMDGPU/gfx9_asm_vop3.s | 37702 ++++++ llvm/test/MC/AMDGPU/gfx9_asm_vop3_e64.s | 16642 +++ llvm/test/MC/AMDGPU/gfx9_asm_vop3p.s | 3484 + llvm/test/MC/AMDGPU/gfx9_asm_vopc.s | 29311 ++++ llvm/test/MC/AMDGPU/vintrp-err.s | 53 +- llvm/test/MC/PowerPC/ppc-machine.s | 5 + llvm/test/MC/WebAssembly/simd-encodings.s | 12 + llvm/test/Other/new-pm-defaults.ll | 2 +- llvm/test/TableGen/interleave.td | 9 + .../AArch64/gather-scatter-opt-inseltpoison.ll | 12 +- .../AArch64/sink-free-instructions-inseltpoison.ll | 274 + .../ARM/sink-add-mul-shufflevector-inseltpoison.ll | 30 +- .../ARM/sink-free-instructions-inseltpoison.ll | 232 + .../CodeGenPrepare/ARM/sinkchain-inseltpoison.ll | 10 +- .../X86/cgp_shuffle_crash-inseltpoison.ll | 14 + .../X86/gather-scatter-opt-inseltpoison.ll | 12 +- .../CodeGenPrepare/X86/vec-shift-inseltpoison.ll | 111 +- .../X86/x86-shuffle-sink-inseltpoison.ll | 50 +- .../masked-dead-store-inseltpoison.ll | 78 + llvm/test/Transforms/IROutliner/extraction.ll | 46 +- llvm/test/Transforms/IROutliner/illegal-assumes.ll | 22 +- llvm/test/Transforms/IROutliner/illegal-memcpy.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-memmove.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-vaarg.ll | 30 +- .../outlining-different-output-blocks.ll | 110 + .../IROutliner/outlining-remapped-outputs.ll | 74 + .../IROutliner/outlining-same-output-blocks.ll | 98 + llvm/test/Transforms/IndVarSimplify/X86/pr45360.ll | 3 +- .../AMDGPU/infer-address-space.ll | 1 + .../Inline/inlined-loop-metadata-inseltpoison.ll | 159 + .../amdgcn-demanded-vector-elts-inseltpoison.ll | 250 +- .../X86/shufflemask-undef-inseltpoison.ll | 110 + .../InstCombine/X86/x86-addsub-inseltpoison.ll | 38 +- .../InstCombine/X86/x86-avx2-inseltpoison.ll | 110 + .../InstCombine/X86/x86-f16c-inseltpoison.ll | 71 + .../InstCombine/X86/x86-muldq-inseltpoison.ll | 281 + .../InstCombine/X86/x86-pack-inseltpoison.ll | 60 +- .../InstCombine/X86/x86-pshufb-inseltpoison.ll | 515 + .../InstCombine/X86/x86-sse4a-inseltpoison.ll | 420 + .../X86/x86-vector-shifts-inseltpoison.ll | 70 +- .../InstCombine/X86/x86-vpermil-inseltpoison.ll | 301 + .../Transforms/InstCombine/assume-inseltpoison.ll | 656 + .../Transforms/InstCombine/bswap-inseltpoison.ll | 867 + llvm/test/Transforms/InstCombine/ctpop.ll | 6 +- .../InstCombine/extractelement-inseltpoison.ll | 2 +- .../Transforms/InstCombine/fmul-inseltpoison.ll | 1176 + .../hoist-xor-by-constant-from-xor-by-value.ll | 14 + .../InstCombine/icmp-bc-vec-inseltpoison.ll | 22 +- .../InstCombine/icmp-vec-inseltpoison.ll | 375 + .../insert-extract-shuffle-inseltpoison.ll | 62 +- .../InstCombine/logical-select-inseltpoison.ll | 637 + .../InstCombine/masked_intrinsics-inseltpoison.ll | 4 +- .../Transforms/InstCombine/mul-inseltpoison.ll | 1108 + .../Transforms/InstCombine/nsw-inseltpoison.ll | 142 + .../InstCombine/obfuscated_splat-inseltpoison.ll | 11 + .../InstCombine/pr2645-0-inseltpoison.ll | 34 + .../InstCombine/scalarization-inseltpoison.ll | 2 +- llvm/test/Transforms/InstCombine/select-and-or.ll | 87 + .../select-extractelement-inseltpoison.ll | 4 +- .../InstCombine/shift-add-inseltpoison.ll | 12 +- .../InstCombine/shuffle-cast-inseltpoison.ll | 123 + .../shuffle-select-narrow-inseltpoison.ll | 144 + .../InstCombine/shuffle_select-inseltpoison.ll | 1467 + .../InstCombine/shufflevec-bitcast-inseltpoison.ll | 169 + .../shufflevec-constant-inseltpoison.ll | 17 + .../shufflevector-div-rem-inseltpoison.ll | 22 +- .../InstCombine/sub-of-negatible-inseltpoison.ll | 1406 + .../trunc-extractelement-inseltpoison.ll | 4 +- .../Transforms/InstCombine/trunc-inseltpoison.ll | 1023 + .../InstCombine/type_pun-inseltpoison.ll | 155 + .../InstCombine/vec-binop-select-inseltpoison.ll | 287 + .../InstCombine/vec_demanded_elts-inseltpoison.ll | 160 +- .../InstCombine/vec_gep_scalar_arg-inseltpoison.ll | 2 +- .../InstCombine/vec_phi_extract-inseltpoison.ll | 6 +- .../InstCombine/vec_shuffle-inseltpoison.ll | 414 +- .../vector-concat-binop-inseltpoison.ll | 282 + .../InstCombine/vector_gep1-inseltpoison.ll | 4 +- .../vscale_extractelement-inseltpoison.ll | 16 +- .../vscale_insertelement-inseltpoison.ll | 4 +- .../ConstProp/vector-undef-elts-inseltpoison.ll | 69 + .../InstSimplify/ConstProp/vscale-inseltpoison.ll | 8 +- llvm/test/Transforms/InstSimplify/call.ll | 62 +- .../InstSimplify/shufflevector-inseltpoison.ll | 286 + .../Transforms/InstSimplify/vscale-inseltpoison.ll | 8 +- .../AArch64/binopshuffles-inseltpoison.ll | 151 + ...terleaved-accesses-extract-user-inseltpoison.ll | 113 + .../AArch64/interleaved-accesses-inseltpoison.ll | 801 + ...terleaved-accesses-extract-user-inseltpoison.ll | 113 + .../ARM/interleaved-accesses-inseltpoison.ll | 1432 + ...interleaved-accesses-64bits-avx-inseltpoison.ll | 243 + .../X86/interleavedLoad-inseltpoison.ll | 158 + .../X86/interleavedStore-inseltpoison.ll | 243 + .../LoopSimplify/do-preheader-dbg-inseltpoison.ll | 122 + .../AMDGPU/lsr-void-inseltpoison.ll | 37 + .../ARM/vctp-chains-inseltpoison.ll | 16 +- .../p8-unrolling-legalize-vectors-inseltpoison.ll | 4 +- .../LoopUnroll/X86/pr46430-inseltpoison.ll | 23 + llvm/test/Transforms/LoopVectorize/control-flow.ll | 2 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 455 +- .../LoopVectorize/loop-legality-checks.ll | 23 +- .../X86/scalarization-inseltpoison.ll | 16 +- .../PhaseOrdering/X86/shuffle-inseltpoison.ll | 319 + .../Transforms/Scalarizer/basic-inseltpoison.ll | 2 +- .../Scalarizer/dbgloc-bug-inseltpoison.ll | 2 +- .../Scalarizer/order-bug-inseltpoison.ll | 2 +- .../Transforms/Scalarizer/phi-bug-inseltpoison.ll | 25 + .../SimplifyCFG/fold-branch-to-common-dest.ll | 54 + .../spec-other-inseltpoison.ll | 2 +- .../AArch64/vscale-bitcast-shuffle-inseltpoison.ll | 21 + .../VectorCombine/X86/no-sse-inseltpoison.ll | 15 + .../VectorCombine/X86/shuffle-inseltpoison.ll | 152 + llvm/tools/opt/opt.cpp | 8 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 53 + llvm/unittests/Support/TargetParserTest.cpp | 19 +- llvm/utils/benchmark/include/benchmark/benchmark.h | 2 +- .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 1 + llvm/utils/update_analyze_test_checks.py | 5 +- mlir/include/mlir/IR/FunctionSupport.h | 52 +- mlir/lib/IR/Value.cpp | 5 + 347 files changed, 562311 insertions(+), 454553 deletions(-) create mode 100644 clang/test/CodeGenObjC/objc-dispatch-null-check.m create mode 100644 libcxx/test/std/utilities/function.objects/func.invoke/invoke_c [...] create mode 100644 llvm/include/llvm/Transforms/Scalar/InferAddressSpaces.h create mode 100644 llvm/test/CodeGen/AMDGPU/unstructured-cfg-def-use-issue.ll create mode 100644 llvm/test/CodeGen/MIR/AArch64/unnamed-stack.ll create mode 100644 llvm/test/CodeGen/PowerPC/pr48527.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vid-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vid-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/viota-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/viota-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll delete mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_all.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_ds.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_flat.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_mubuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_smem.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_sop.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vop3.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vopc.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vopc_e64.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vopc_sdwa.s create mode 100644 llvm/test/MC/AMDGPU/gfx10_asm_vopcx.s delete mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_all.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_ds.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_exp.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_flat.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_mimg.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_mtbuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_mubuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_smrd.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_sop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_sop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_sopc.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_sopk.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_sopp.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vintrp.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vop3.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vop3_e64.s create mode 100644 llvm/test/MC/AMDGPU/gfx7_asm_vopc.s delete mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_all.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_ds.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_exp.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_flat.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_mimg.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_mtbuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_mubuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_smem.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_sop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_sop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_sopc.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_sopk.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_sopp.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vintrp.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vop3.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vop3_e64.s create mode 100644 llvm/test/MC/AMDGPU/gfx8_asm_vopc.s delete mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_all.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_ds.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_exp.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_flat.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_mimg.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_mtbuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_mubuf.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_smem.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_sop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_sop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_sopc.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_sopk.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_sopp.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vintrp.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vop1.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vop2.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vop3.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vop3_e64.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vop3p.s create mode 100644 llvm/test/MC/AMDGPU/gfx9_asm_vopc.s create mode 100644 llvm/test/Transforms/CodeGenPrepare/AArch64/sink-free-instructi [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/ARM/sink-free-instructions- [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/cgp_shuffle_crash-insel [...] create mode 100644 llvm/test/Transforms/DeadStoreElimination/masked-dead-store-ins [...] create mode 100644 llvm/test/Transforms/IROutliner/outlining-different-output-blocks.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-remapped-outputs.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-same-output-blocks.ll create mode 100755 llvm/test/Transforms/Inline/inlined-loop-metadata-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/shufflemask-undef-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-avx2-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-f16c-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-muldq-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-pshufb-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-sse4a-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-vpermil-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/assume-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/bswap-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/fmul-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/icmp-vec-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/logical-select-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/mul-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/nsw-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/obfuscated_splat-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/pr2645-0-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/select-and-or.ll create mode 100644 llvm/test/Transforms/InstCombine/shuffle-cast-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shuffle-select-narrow-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shuffle_select-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shufflevec-bitcast-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shufflevec-constant-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/sub-of-negatible-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/trunc-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/type_pun-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec-binop-select-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vector-concat-binop-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/vector-undef-elts-i [...] create mode 100644 llvm/test/Transforms/InstSimplify/shufflevector-inseltpoison.ll create mode 100644 llvm/test/Transforms/InterleavedAccess/AArch64/binopshuffles-in [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/AArch64/interleaved-acce [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/AArch64/interleaved-acce [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/ARM/interleaved-accesses [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/ARM/interleaved-accesses [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/X86/interleaved-accesses [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/X86/interleavedLoad-inse [...] create mode 100644 llvm/test/Transforms/InterleavedAccess/X86/interleavedStore-ins [...] create mode 100755 llvm/test/Transforms/LoopSimplify/do-preheader-dbg-inseltpoison.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/AMDGPU/lsr-void-inseltp [...] create mode 100644 llvm/test/Transforms/LoopUnroll/X86/pr46430-inseltpoison.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/shuffle-inseltpoison.ll create mode 100644 llvm/test/Transforms/Scalarizer/phi-bug-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/AArch64/vscale-bitcast-shuff [...] create mode 100644 llvm/test/Transforms/VectorCombine/X86/no-sse-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/shuffle-inseltpoison.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2020