Tcwg-commits December 2020

tcwg-commits@lists.linaro.org

4 participants
11568 discussions

[gcc] branch releases/gcc-8 updated (1bc59f84174 -> c5d8b0f6f15)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-8 in repository gcc. from 1bc59f84174 Daily bump. new c5d8b0f6f15 libobjc, Darwin : Fix powerpc encoding regression. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libobjc/encoding.c | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig updated (aebb4a60522 -> abb4cd3e749)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/llvm-project. from aebb4a60522 [RISCV] Rewrite and simplify helper function. NFC. adds 7486de1b2ec [PowerPC] Provide patterns for permuted scalar to vector fo [...] adds 374ef57f137 [InstCombine] 'hoist xor-by-constant from xor-by-value': co [...] adds b76014a4f15 RegionInfo: use a range-based for loop [NFCI] adds cf216670a0b [mlir][linalg] Add vectorization for linalg on tensor ops adds c1e85b6c1b4 sanitizer: fix typo/spelling: Dissassemble → Disassemble adds 2ae760e27e6 [RISCV] Add earlyclobber of destination register to vmsbf.m [...] adds b980bed34b9 [MSSAUpdater] Skip renaming when inserting def in unreachab [...] adds 7ecbe0c7a01 [NewPM][AMDGPU] Port amdgpu-lower-kernel-attributes adds 79cbb003c53 [RISCV] Don't use tail agnostic policy on instructions wher [...] adds 6df161a2fbf [IROutliner] Adding a cost model, and debug option to turn [...] adds 278aa65cc49 [IR] Let IRBuilder's CreateVectorSplat/CreateShuffleVector [...] adds f7f09e2b1c8 [RISCV] Fill out basic integer RVV ISel patterns adds 21a3a0225d8 [SLP] replace local reduction enum with RecurrenceKind; NFCI adds df7ddeea668 [mlir][python] Add FlatSymbolRef attribute. adds 8d18bc8e6db [Utils] reduce code in createTargetReduction(); NFC adds 145cbef5879 Copy demangle changes from libcxxabi to llvm with cp_to_llvm.sh. adds 6027e05dbfc [SimplifyCFG] Teach SimplifyEqualityComparisonWithOnlyPrede [...] adds fe9bdd96215 [SimplifyCFG] Teach SimplifyEqualityComparisonWithOnlyPrede [...] adds 18c407bf4c1 [SimplifyCFG] Teach HoistThenElseCodeToIf() to preserve DomTree adds b8121b2e62d [SimplifyCFG] Teach SinkCommonCodeFromPredecessors() to pre [...] adds d4c0abb4a31 [SimplifyCFG] Teach FoldCondBranchOnPHI() to preserve DomTree adds 307156246f7 [SimplifyCFG] Teach mergeConditionalStoreToAddress() to pre [...] adds ec0b671a614 [SimplifyCFG] Teach SimplifyCondBranchToCondBranch() to pre [...] adds 39a56f7f172 [SimplifyCFG] Teach SimplifyTerminatorOnSelect() to preserv [...] adds df4a931c63b [IROutliner] Adding OptRemarks to the IROutliner Pass adds e03266994af [mlir] Skip empty op-pipelines in inliner textual opt parsing adds 673b12e76ff [tsan] Remove stdlib.h from dd_interceptors.cpp adds 4e74480e023 [NFC][sanitizer] Simplify InternalLowerBound adds ababeca34b3 [NFC][sanitizer] Add SortAndDedup function adds 3c0d36f977d [NFC][lsan] Add nested leak in test adds f5665a24862 [mlir][python] Add Operation.verify(). adds 14056c88d66 [mlir][Python] Add an Operation.name property adds 5fd2b3a1246 [mlir] Add error message when failing to add pass adds 7e5a187de31 CrashReason: Add MTE tag check faults to the list of crash [...] adds fddb4174495 [llvm-elfabi] Add flag to preserve timestamp when output is [...] adds 21314940c48 Reland "[NewPM][CodeGen] Introduce CodeGenPassBuilder to he [...] adds 92207b2ccea [gn build] Port 21314940c48 adds 2c8f5bd5394 [MLIR] Make ComplexType buildable if its element type is buildable adds 58ce477676c Fix DRR pattern when attributes and operands are interleave [...] adds 16c8f6e9134 Revert "Reland "[NewPM][CodeGen] Introduce CodeGenPassBuild [...] adds a373eacb567 [gn build] Port 16c8f6e9134 adds 480936e741d Reland "[NewPM][CodeGen] Introduce CodeGenPassBuilder to he [...] adds 57b8afda10b [gn build] Port 480936e741d adds 6da00336248 [RISCV] Define vsext/vzext intrinsics. adds d034a94e7b3 Revert "[llvm-elfabi] Add flag to preserve timestamp when o [...] adds 9a5261efd75 [lsan] Parse suppressions just before leak reporting adds 9b25b8068df [NFC][lsan] Extract PrintResults function adds 8a1f1a100cc [mlir][python] Aggressively avoid name collisions in genera [...] adds 5efc71e119d [ORC] Move Orc RPC code into Shared, rename some RPC types. adds f904d50c29f [PowerPC] Remaining KnownBits should be constant when perfo [...] adds e3e25cfb44b [PowerPC] Add mir test to show effect of `optimizeCompareIn [...] adds 096b02ebbff [RISCV] Add intrinsics for vcompress instruction adds f76e83bfbba [Analysis] Use llvm::append_range (NFC) adds 16d20e2554e [Transforms/Utils] Construct SmallVector with iterator rang [...] adds 329b887286a [Analysis, IR] Use *Map::lookup (NFC) adds 11f41cd4451 [mlir][python] Install generated dialect sources. adds a1d05892668 [llvm-elfabi] Add flag to preserve timestamp when output is [...] adds 18c3e795f7c [Verifier] Remove declaration of method that was removed 8. [...] adds bf286b00e9e [X86][test] Improve global address offset folding tests adds 981a0bd8581 [X86] Add x86_amx type for intel AMX. adds ff6fd385524 [libc] Add implementations of rounding functions which depe [...] adds 109e0736620 [ConstraintElimination] Add tests for select form and/or (NFC) adds 71867ed5e66 [IROutliner] Adding support for swift errors adds eeb99c2ac26 Revert "[IROutliner] Adding support for swift errors" adds 30feb93036e [IROutliner] Adding support for swift errors in the IROutliner adds 2820a2ca3a0 Move -fno-semantic-interposition dso_local logic from Targe [...] adds 6e9755bb80c [X86] Refactor AMX test case, remove unnecessary code. adds abb4cd3e749 [mlir][Python] Initial Affine Map Python Bindings. No new revisions were added by this update. Summary of changes: clang/lib/CodeGen/CodeGenModule.cpp | 13 +- .../SystemZ/builtins-systemz-zvector-constrained.c | 4 +- .../CodeGen/SystemZ/builtins-systemz-zvector.c | 44 +- .../builtins-systemz-zvector2-constrained.c | 8 +- .../CodeGen/SystemZ/builtins-systemz-zvector2.c | 8 +- clang/test/CodeGen/SystemZ/zvector.c | 128 +- clang/test/CodeGen/X86/amx_api.c | 13 +- clang/test/CodeGen/arm-mve-intrinsics/compare.c | 336 ++--- .../test/CodeGen/arm-mve-intrinsics/cplusplus.cpp | 4 +- clang/test/CodeGen/arm-mve-intrinsics/dup.c | 96 +- clang/test/CodeGen/arm-mve-intrinsics/ternary.c | 80 +- clang/test/CodeGen/arm-mve-intrinsics/vaddq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vhaddq.c | 36 +- clang/test/CodeGen/arm-mve-intrinsics/vhsubq.c | 36 +- clang/test/CodeGen/arm-mve-intrinsics/vmulq.c | 48 +- clang/test/CodeGen/arm-mve-intrinsics/vqaddq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vqdmulhq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vqdmullbq.c | 16 +- clang/test/CodeGen/arm-mve-intrinsics/vqdmulltq.c | 16 +- clang/test/CodeGen/arm-mve-intrinsics/vqrdmulhq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vqsubq.c | 24 +- clang/test/CodeGen/arm-mve-intrinsics/vsubq.c | 24 +- clang/test/CodeGen/builtins-ppc-p10vector.c | 8 +- clang/test/CodeGen/matrix-type-operators.c | 60 +- clang/test/CodeGen/semantic-interposition-no.c | 23 + clang/test/CodeGen/vecshift.c | 36 +- clang/test/CodeGenCXX/matrix-type-operators.cpp | 28 +- clang/test/CodeGenCXX/vector-conditional.cpp | 76 +- clang/test/CodeGenCXX/vector-splat-conversion.cpp | 4 +- clang/test/CodeGenOpenCL/bool_cast.cl | 4 +- clang/test/CodeGenOpenCL/shifts.cl | 4 +- compiler-rt/lib/lsan/lsan_common.cpp | 114 +- compiler-rt/lib/lsan/lsan_common_fuchsia.cpp | 4 +- .../lib/sanitizer_common/sanitizer_common.h | 32 +- .../lib/sanitizer_common/sanitizer_stackdepot.cpp | 3 +- .../sanitizer_symbolizer_report.cpp | 2 +- .../tests/sanitizer_common_test.cpp | 69 +- compiler-rt/lib/tsan/dd/dd_interceptors.cpp | 11 +- .../test/lsan/TestCases/suppressions_file.cpp | 16 +- libc/config/linux/x86_64/entrypoints.txt | 9 + libc/spec/stdc.td | 12 + libc/src/math/CMakeLists.txt | 108 ++ libc/src/math/llrint.cpp | 19 + libc/src/math/llrint.h | 18 + libc/src/math/llrintf.cpp | 19 + libc/src/math/llrintf.h | 18 + libc/src/math/llrintl.cpp | 19 + libc/src/math/llrintl.h | 18 + libc/src/math/lrint.cpp | 18 + libc/src/math/lrint.h | 18 + libc/src/math/lrintf.cpp | 18 + libc/src/math/lrintf.h | 18 + libc/src/math/lrintl.cpp | 19 + libc/src/math/lrintl.h | 18 + libc/src/math/rint.cpp | 18 + libc/src/math/rint.h | 18 + libc/src/math/rintf.cpp | 18 + libc/src/math/rintf.h | 18 + libc/src/math/rintl.cpp | 18 + libc/src/math/rintl.h | 18 + libc/test/src/math/CMakeLists.txt | 135 ++ libc/test/src/math/RIntTest.h | 138 ++ libc/test/src/math/RoundToIntegerTest.h | 177 ++- libc/test/src/math/llrint_test.cpp | 13 + libc/test/src/math/llrintf_test.cpp | 13 + libc/test/src/math/llrintl_test.cpp | 14 + libc/test/src/math/lrint_test.cpp | 13 + libc/test/src/math/lrintf_test.cpp | 13 + libc/test/src/math/lrintl_test.cpp | 13 + libc/test/src/math/rint_test.cpp | 13 + libc/test/src/math/rintf_test.cpp | 13 + libc/test/src/math/rintl_test.cpp | 13 + libc/utils/FPUtil/NearestIntegerOperations.h | 118 +- libc/utils/MPFRWrapper/MPFRUtils.cpp | 48 + libc/utils/MPFRWrapper/MPFRUtils.h | 5 + lldb/source/Plugins/Process/POSIX/CrashReason.cpp | 25 + lldb/source/Plugins/Process/POSIX/CrashReason.h | 2 + llvm/include/llvm-c/Core.h | 7 + llvm/include/llvm/Analysis/DDG.h | 2 +- llvm/include/llvm/Analysis/IntervalIterator.h | 2 +- llvm/include/llvm/Analysis/RegionInfoImpl.h | 9 +- llvm/include/llvm/Analysis/VectorUtils.h | 10 +- llvm/include/llvm/Bitcode/LLVMBitCodes.h | 3 +- llvm/include/llvm/CodeGen/CodeGenPassBuilder.h | 1144 +++++++++++++++++ llvm/include/llvm/CodeGen/MachinePassRegistry.def | 197 +++ llvm/include/llvm/CodeGen/TargetPassConfig.h | 4 + llvm/include/llvm/CodeGen/ValueTypes.td | 1 + llvm/include/llvm/Demangle/ItaniumDemangle.h | 8 +- llvm/include/llvm/Demangle/Utility.h | 2 +- .../Orc/OrcRPCTargetProcessControl.h | 4 +- .../ExecutionEngine/Orc/OrcRemoteTargetClient.h | 9 +- .../ExecutionEngine/Orc/OrcRemoteTargetRPCAPI.h | 282 +++-- .../ExecutionEngine/Orc/OrcRemoteTargetServer.h | 5 +- .../Orc/{RPC => Shared}/FDRawByteChannel.h | 14 +- .../ExecutionEngine/Orc/{RPC => Shared}/RPCUtils.h | 250 ++-- .../Orc/{RPC => Shared}/RawByteChannel.h | 25 +- .../RPCSerialization.h => Shared/Serialization.h} | 262 ++-- .../Orc/TargetProcess/OrcRPCTPCServer.h | 86 +- llvm/include/llvm/IR/DataLayout.h | 2 + llvm/include/llvm/IR/IRBuilder.h | 4 +- llvm/include/llvm/IR/Intrinsics.h | 3 +- llvm/include/llvm/IR/Intrinsics.td | 2 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 40 +- llvm/include/llvm/IR/IntrinsicsX86.td | 32 +- llvm/include/llvm/IR/Type.h | 12 +- llvm/include/llvm/InterfaceStub/ELFObjHandler.h | 5 +- llvm/include/llvm/Support/MachineValueType.h | 4 +- llvm/include/llvm/Target/CGPassBuilderOption.h | 65 + llvm/include/llvm/Target/TargetMachine.h | 29 + llvm/include/llvm/Transforms/IPO/IROutliner.h | 41 +- llvm/lib/Analysis/AliasSetTracker.cpp | 2 +- llvm/lib/Analysis/ConstantFolding.cpp | 15 +- llvm/lib/Analysis/DDG.cpp | 2 +- llvm/lib/Analysis/DependenceGraphBuilder.cpp | 3 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 12 +- llvm/lib/Analysis/LazyValueInfo.cpp | 2 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 7 +- llvm/lib/Analysis/ScalarEvolution.cpp | 4 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 4 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 3 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 1 + llvm/lib/CodeGen/CMakeLists.txt | 1 + llvm/lib/CodeGen/CodeGenPassBuilder.cpp | 25 + llvm/lib/CodeGen/LLVMTargetMachine.cpp | 35 +- llvm/lib/CodeGen/TargetPassConfig.cpp | 161 ++- llvm/lib/CodeGen/ValueTypes.cpp | 3 + llvm/lib/ExecutionEngine/Orc/Shared/RPCError.cpp | 14 +- llvm/lib/IR/AsmWriter.cpp | 1 + llvm/lib/IR/ConstantFold.cpp | 2 +- llvm/lib/IR/Core.cpp | 8 + llvm/lib/IR/DataLayout.cpp | 2 + llvm/lib/IR/Function.cpp | 9 +- llvm/lib/IR/IRBuilder.cpp | 11 +- llvm/lib/IR/LLVMContextImpl.cpp | 1 + llvm/lib/IR/LLVMContextImpl.h | 2 +- llvm/lib/IR/PassRegistry.cpp | 6 +- llvm/lib/IR/SafepointIRVerifier.cpp | 3 +- llvm/lib/IR/Type.cpp | 15 + llvm/lib/IR/Verifier.cpp | 2 - llvm/lib/InterfaceStub/ELFObjHandler.cpp | 39 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 5 + .../Target/AMDGPU/AMDGPULowerKernelAttributes.cpp | 37 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 8 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 10 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 14 + llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp | 7 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 17 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 232 +++- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 29 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 3 + llvm/lib/Target/TargetMachine.cpp | 8 - llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 4 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 7 +- llvm/lib/Target/X86/X86LowerAMXType.cpp | 455 ++++--- llvm/lib/Target/X86/X86RegisterInfo.td | 2 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 315 ++++- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 8 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 4 + llvm/lib/Transforms/Utils/Local.cpp | 4 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 35 +- llvm/lib/Transforms/Utils/LowerInvoke.cpp | 2 +- .../Transforms/Utils/PromoteMemoryToRegister.cpp | 2 +- .../Transforms/Utils/ScalarEvolutionExpander.cpp | 6 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 124 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 390 +++--- llvm/test/CodeGen/AMDGPU/reqd-work-group-size.ll | 1 + .../CodeGen/PowerPC/canonical-merge-shuffles.ll | 149 ++- llvm/test/CodeGen/PowerPC/load-and-splat.ll | 3 +- llvm/test/CodeGen/PowerPC/peephole-cmp-eq.mir | 44 + llvm/test/CodeGen/PowerPC/pr47916.ll | 17 + llvm/test/CodeGen/PowerPC/pr48388.ll | 41 + llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv32.ll | 1333 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv64.ll | 1305 +++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 650 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 830 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 22 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 22 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 22 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 22 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 40 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 40 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 40 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 40 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vid-rv32.ll | 34 +- llvm/test/CodeGen/RISCV/rvv/vid-rv64.ll | 42 +- llvm/test/CodeGen/RISCV/rvv/viota-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/viota-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll | 58 +- llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll | 74 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 58 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 74 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll | 58 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll | 74 +- llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll | 164 +-- llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll | 268 ++-- llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 144 +-- llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 144 +-- llvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 48 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 24 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 24 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 48 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 48 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 48 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll | 141 ++- llvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 144 +-- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 144 +-- llvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll | 90 +- llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll | 174 +-- llvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll | 222 ++-- llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv32.ll | 559 ++++++++ llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv64.ll | 531 ++++++++ llvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll | 664 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll | 1162 +++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 192 +-- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 240 ++-- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 192 +-- llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 240 ++-- llvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 1069 ++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 1041 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv32.ll | 805 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv64.ll | 777 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv32.ll | 1333 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv64.ll | 1305 +++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll | 664 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll | 1162 +++++++++++++++++ llvm/test/CodeGen/X86/AMX/amx-across-func.ll | 28 +- llvm/test/CodeGen/X86/AMX/amx-config.ll | 40 +- llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll | 25 +- llvm/test/CodeGen/X86/AMX/amx-spill.ll | 56 +- llvm/test/CodeGen/X86/AMX/amx-type.ll | 235 ++-- llvm/test/CodeGen/X86/fold-add-pcrel.ll | 41 - llvm/test/CodeGen/X86/fold-add.ll | 125 +- .../CodeGen/X86/semantic-interposition-comdat.ll | 28 - .../X86/semantic-interposition-infer-dsolocal.ll | 46 - llvm/test/Transforms/ConstraintElimination/and.ll | 66 + llvm/test/Transforms/ConstraintElimination/or.ll | 60 + llvm/test/Transforms/GVN/preserve-memoryssa.ll | 32 + llvm/test/Transforms/GVNSink/indirect-call.ll | 2 +- llvm/test/Transforms/GVNSink/sink-common-code.ll | 2 +- llvm/test/Transforms/IROutliner/extraction.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-allocas.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-assumes.ll | 2 +- .../test/Transforms/IROutliner/illegal-branches.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-callbr.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-calls.ll | 2 +- .../test/Transforms/IROutliner/illegal-catchpad.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-cleanup.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-frozen.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-gep.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-invoke.ll | 2 +- .../Transforms/IROutliner/illegal-landingpad.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-memcpy.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-memmove.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-memset.ll | 2 +- .../Transforms/IROutliner/illegal-phi-nodes.ll | 2 +- llvm/test/Transforms/IROutliner/illegal-vaarg.ll | 2 +- llvm/test/Transforms/IROutliner/legal-debug.ll | 2 +- llvm/test/Transforms/IROutliner/opt-remarks.ll | 184 +++ .../IROutliner/outlining-address-taken.ll | 2 +- .../IROutliner/outlining-commutative-fp.ll | 2 +- .../Transforms/IROutliner/outlining-commutative.ll | 2 +- .../IROutliner/outlining-constants-vs-registers.ll | 2 +- .../Transforms/IROutliner/outlining-cost-model.ll | 183 +++ ...-constants.ll => outlining-debug-statements.ll} | 33 +- .../IROutliner/outlining-different-constants.ll | 2 +- .../IROutliner/outlining-different-globals.ll | 2 +- .../outlining-different-output-blocks.ll | 2 +- .../IROutliner/outlining-different-structure.ll | 2 +- .../IROutliner/outlining-remapped-outputs.ll | 2 +- .../IROutliner/outlining-same-constants.ll | 2 +- .../IROutliner/outlining-same-globals.ll | 2 +- .../IROutliner/outlining-same-output-blocks.ll | 2 +- .../Transforms/IROutliner/outlining-swift-error.ll | 47 + .../X86/x86-vector-shifts-inseltpoison.ll | 36 +- .../InstCombine/X86/x86-vector-shifts.ll | 36 +- .../Transforms/InstCombine/gep-inbounds-null.ll | 2 +- llvm/test/Transforms/InstCombine/getelementptr.ll | 4 +- .../hoist-xor-by-constant-from-xor-by-value.ll | 20 + .../shuffle-select-narrow-inseltpoison.ll | 12 +- .../InstCombine/shuffle-select-narrow.ll | 12 +- .../InstCombine/type_pun-inseltpoison.ll | 2 +- llvm/test/Transforms/InstCombine/type_pun.ll | 2 +- .../InstCombine/vec_shuffle-inseltpoison.ll | 16 +- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 16 +- llvm/test/Transforms/InstCombine/vscale_cmp.ll | 8 +- .../AArch64/arbitrary-induction-step.ll | 12 +- .../outer_loop_test1_no_explicit_vect_width.ll | 8 +- .../ARM/mve-gather-scatter-tailpred.ll | 20 +- .../LoopVectorize/ARM/mve-reduction-types.ll | 36 +- .../Transforms/LoopVectorize/ARM/pointer_iv.ll | 82 +- .../LoopVectorize/ARM/tail-folding-not-allowed.ll | 2 +- .../PowerPC/optimal-epilog-vectorization.ll | 680 ++++++++-- .../LoopVectorize/X86/consecutive-ptr-uniforms.ll | 8 +- .../Transforms/LoopVectorize/X86/constant-fold.ll | 10 +- .../LoopVectorize/X86/cost-model-assert.ll | 16 +- .../Transforms/LoopVectorize/X86/interleaving.ll | 4 +- .../LoopVectorize/X86/invariant-load-gather.ll | 16 +- .../X86/invariant-store-vectorization.ll | 48 +- .../LoopVectorize/X86/load-deref-pred.ll | 16 +- .../LoopVectorize/X86/masked_load_store.ll | 64 +- .../LoopVectorize/X86/metadata-enable.ll | 84 +- llvm/test/Transforms/LoopVectorize/X86/optsize.ll | 162 ++- .../X86/outer_loop_test1_no_explicit_vect_width.ll | 8 +- llvm/test/Transforms/LoopVectorize/X86/pr34438.ll | 4 +- .../Transforms/LoopVectorize/X86/small-size.ll | 24 +- .../LoopVectorize/X86/tail_loop_folding.ll | 16 +- .../Transforms/LoopVectorize/X86/uniform_mem_op.ll | 48 +- .../LoopVectorize/X86/vect.omp.force.small-tc.ll | 20 +- .../X86/x86-interleaved-accesses-masked-group.ll | 174 +-- .../LoopVectorize/consecutive-ptr-uniforms.ll | 4 +- .../LoopVectorize/dont-fold-tail-for-const-TC.ll | 4 +- .../dont-fold-tail-for-divisible-TC.ll | 4 +- .../first-order-recurrence-complex.ll | 8 +- .../Transforms/LoopVectorize/float-induction.ll | 44 +- .../LoopVectorize/float-minmax-instruction-flag.ll | 8 +- .../Transforms/LoopVectorize/if-pred-stores.ll | 8 +- .../Transforms/LoopVectorize/induction-step.ll | 32 +- llvm/test/Transforms/LoopVectorize/induction.ll | 12 +- .../LoopVectorize/interleaved-accesses-1.ll | 4 +- .../interleaved-accesses-pred-stores.ll | 6 +- .../LoopVectorize/interleaved-accesses.ll | 58 +- .../LoopVectorize/invariant-store-vectorization.ll | 14 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 4 +- .../Transforms/LoopVectorize/minmax_reduction.ll | 4 +- .../multiple-strides-vectorization.ll | 4 +- .../LoopVectorize/optimal-epilog-vectorization.ll | 119 +- llvm/test/Transforms/LoopVectorize/optsize.ll | 4 +- .../Transforms/LoopVectorize/outer_loop_test1.ll | 4 +- .../Transforms/LoopVectorize/outer_loop_test2.ll | 8 +- .../Transforms/LoopVectorize/pointer-induction.ll | 66 +- .../LoopVectorize/pr39417-optsize-scevchecks.ll | 4 +- .../LoopVectorize/pr44488-predication.ll | 8 +- .../LoopVectorize/pr46525-expander-insertpoint.ll | 52 +- .../scalable-loop-unpredicated-body-scalar-tail.ll | 6 +- .../Transforms/LoopVectorize/select-reduction.ll | 12 +- llvm/test/Transforms/LoopVectorize/vector-geps.ll | 4 +- .../bigger-expressions-double.ll | 895 ++++++------- .../Transforms/LowerMatrixIntrinsics/const-gep.ll | 32 +- .../multiply-add-sub-double-row-major.ll | 48 +- .../multiply-double-contraction-fmf.ll | 32 +- .../multiply-double-contraction.ll | 32 +- .../multiply-double-row-major.ll | 123 +- .../LowerMatrixIntrinsics/multiply-double.ll | 120 +- .../multiply-float-contraction-fmf.ll | 32 +- .../multiply-float-contraction.ll | 32 +- .../LowerMatrixIntrinsics/multiply-float.ll | 120 +- .../LowerMatrixIntrinsics/multiply-fused-loops.ll | 224 ++-- .../multiply-fused-multiple-blocks.ll | 420 +++--- .../multiply-fused-volatile.ll | 408 +++--- .../LowerMatrixIntrinsics/multiply-fused.ll | 32 +- .../multiply-i32-row-major.ll | 123 +- .../LowerMatrixIntrinsics/multiply-i32.ll | 120 +- .../X86/scalarization-inseltpoison.ll | 2 +- .../Transforms/PhaseOrdering/X86/scalarization.ll | 2 +- .../PhaseOrdering/X86/shuffle-inseltpoison.ll | 14 +- llvm/test/Transforms/PhaseOrdering/X86/shuffle.ll | 14 +- llvm/test/Transforms/PhaseOrdering/X86/vdiv.ll | 4 +- .../PhaseOrdering/X86/vector-reductions.ll | 14 +- .../RewriteStatepointsForGC/scalar-base-vector.ll | 12 +- .../Transforms/SLPVectorizer/AArch64/PR38339.ll | 6 +- llvm/test/Transforms/SLPVectorizer/X86/PR32086.ll | 6 +- llvm/test/Transforms/SLPVectorizer/X86/PR39774.ll | 4 +- llvm/test/Transforms/SLPVectorizer/X86/PR40310.ll | 2 +- .../Transforms/SLPVectorizer/X86/commutativity.ll | 38 +- .../X86/external_user_jumbled_load-inseltpoison.ll | 2 +- .../X86/external_user_jumbled_load.ll | 12 +- llvm/test/Transforms/SLPVectorizer/X86/extract.ll | 10 +- llvm/test/Transforms/SLPVectorizer/X86/hoist.ll | 2 +- .../insert-element-build-vector-inseltpoison.ll | 6 +- .../X86/insert-element-build-vector.ll | 12 +- .../SLPVectorizer/X86/jumbled-load-multiuse.ll | 6 +- .../X86/jumbled-load-shuffle-placement.ll | 8 +- .../SLPVectorizer/X86/jumbled-load-used-in-phi.ll | 8 +- .../Transforms/SLPVectorizer/X86/jumbled-load.ll | 18 +- .../SLPVectorizer/X86/jumbled_store_crash.ll | 6 +- .../SLPVectorizer/X86/load-merge-inseltpoison.ll | 2 +- .../Transforms/SLPVectorizer/X86/load-merge.ll | 2 +- llvm/test/Transforms/SLPVectorizer/X86/partail.ll | 2 +- llvm/test/Transforms/SLPVectorizer/X86/phi.ll | 12 +- llvm/test/Transforms/SLPVectorizer/X86/pr47623.ll | 2 +- .../SLPVectorizer/X86/reduction_loads.ll | 4 +- .../SLPVectorizer/X86/reorder_repeated_ops.ll | 4 +- .../X86/reuse-extracts-in-wider-vect.ll | 2 +- .../Transforms/SLPVectorizer/X86/store-jumbled.ll | 2 +- .../SLPVectorizer/X86/stores_vectorize.ll | 2 +- .../SLPVectorizer/X86/vectorize-reorder-reuse.ll | 6 +- .../Transforms/SLPVectorizer/slp-max-phi-size.ll | 4 +- llvm/test/Transforms/Scalarizer/vector-gep.ll | 12 +- .../SimplifyCFG/2004-12-10-SimplifyCFGCrash.ll | 2 +- .../Transforms/SimplifyCFG/2005-06-16-PHICrash.ll | 2 +- .../SimplifyCFG/2008-07-13-InfLoopMiscompile.ll | 2 +- llvm/test/Transforms/SimplifyCFG/BrUnwind.ll | 2 +- llvm/test/Transforms/SimplifyCFG/HoistCode.ll | 2 +- llvm/test/Transforms/SimplifyCFG/InfLoop.ll | 2 +- .../Transforms/SimplifyCFG/UncondBranchToReturn.ll | 2 +- .../Transforms/SimplifyCFG/X86/critedge-assume.ll | 2 +- .../Transforms/SimplifyCFG/X86/empty-cleanuppad.ll | 2 +- llvm/test/Transforms/SimplifyCFG/X86/pr39187-g.ll | 2 +- .../Transforms/SimplifyCFG/branch-phi-thread.ll | 2 +- .../SimplifyCFG/debug-info-thread-phi.ll | 2 +- llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 2 +- .../Transforms/SimplifyCFG/hoist-common-code.ll | 2 +- .../Transforms/SimplifyCFG/hoist-with-range.ll | 2 +- .../SimplifyCFG/implied-cond-matching-imm.ll | 2 +- .../Transforms/SimplifyCFG/iterative-simplify.ll | 2 +- .../Transforms/SimplifyCFG/merge-cond-stores-2.ll | 2 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 2 +- llvm/test/Transforms/SimplifyCFG/pr34131.ll | 2 +- llvm/test/Transforms/SimplifyCFG/pr39807.ll | 2 +- llvm/test/Transforms/SimplifyCFG/pr46638.ll | 2 +- .../SimplifyCFG/preserve-store-alignment.ll | 2 +- .../Transforms/SimplifyCFG/sink-common-code.ll | 2 +- .../SimplifyCFG/switch-on-const-select.ll | 2 +- .../test/Transforms/SimplifyCFG/unprofitable-pr.ll | 2 +- .../AMDGPU/as-transition-inseltpoison.ll | 2 +- .../VectorCombine/AMDGPU/as-transition.ll | 2 +- .../X86/extract-binop-inseltpoison.ll | 40 +- .../Transforms/VectorCombine/X86/extract-binop.ll | 40 +- .../VectorCombine/X86/extract-cmp-binop.ll | 8 +- .../Transforms/VectorCombine/X86/extract-cmp.ll | 10 +- .../VectorCombine/X86/load-inseltpoison.ll | 38 +- llvm/test/Transforms/VectorCombine/X86/load.ll | 38 +- .../VectorCombine/X86/shuffle-inseltpoison.ll | 10 +- llvm/test/Transforms/VectorCombine/X86/shuffle.ll | 50 +- .../tools/llvm-elfabi/preserve-dates-stub.test | 19 + .../test/tools/llvm-elfabi/preserve-dates-tbe.test | 8 + llvm/tools/lli/ChildTarget/ChildTarget.cpp | 6 +- llvm/tools/lli/RemoteJITUtils.h | 4 +- llvm/tools/lli/lli.cpp | 8 +- llvm/tools/llvm-elfabi/llvm-elfabi.cpp | 33 +- .../llvm-jitlink-executor.cpp | 8 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 10 +- llvm/tools/llvm-jitlink/llvm-jitlink.h | 8 +- llvm/tools/opt/opt.cpp | 2 +- llvm/unittests/ExecutionEngine/Orc/QueueChannel.h | 12 +- .../unittests/ExecutionEngine/Orc/RPCUtilsTest.cpp | 104 +- llvm/utils/TableGen/CodeGenTarget.cpp | 1 + llvm/utils/TableGen/IntrinsicEmitter.cpp | 4 +- llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 1 + mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir/Bindings/Python/Attributes.td | 16 +- mlir/include/mlir/IR/OpBase.td | 11 +- mlir/lib/Bindings/Python/CMakeLists.txt | 19 + mlir/lib/Bindings/Python/IRModules.cpp | 90 +- mlir/lib/Bindings/Python/IRModules.h | 22 + .../Dialect/Linalg/Transforms/Vectorization.cpp | 83 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 18 +- mlir/lib/Pass/PassRegistry.cpp | 11 +- mlir/lib/Transforms/Inliner.cpp | 4 + mlir/test/Bindings/Python/ir_affine_map.py | 24 + mlir/test/Bindings/Python/ir_attributes.py | 14 + mlir/test/Bindings/Python/ir_operation.py | 27 +- mlir/test/Dialect/Linalg/vectorization.mlir | 107 +- mlir/test/Pass/invalid-pass.mlir | 6 + mlir/test/mlir-tblgen/op-python-bindings.td | 148 +-- mlir/test/mlir-tblgen/rewriter-indexing.td | 8 + mlir/test/mlir-tblgen/types.mlir | 2 +- mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp | 61 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 2 +- .../Isl/CodeGen/invariant_load_hoist_alignment.ll | 2 +- polly/test/Isl/CodeGen/simple_vec_cast.ll | 4 +- polly/test/Isl/CodeGen/simple_vec_const.ll | 4 +- polly/test/Isl/CodeGen/simple_vec_ptr_ptr_ty.ll | 4 +- 651 files changed, 34818 insertions(+), 13594 deletions(-) create mode 100644 clang/test/CodeGen/semantic-interposition-no.c create mode 100644 libc/src/math/llrint.cpp create mode 100644 libc/src/math/llrint.h create mode 100644 libc/src/math/llrintf.cpp create mode 100644 libc/src/math/llrintf.h create mode 100644 libc/src/math/llrintl.cpp create mode 100644 libc/src/math/llrintl.h create mode 100644 libc/src/math/lrint.cpp create mode 100644 libc/src/math/lrint.h create mode 100644 libc/src/math/lrintf.cpp create mode 100644 libc/src/math/lrintf.h create mode 100644 libc/src/math/lrintl.cpp create mode 100644 libc/src/math/lrintl.h create mode 100644 libc/src/math/rint.cpp create mode 100644 libc/src/math/rint.h create mode 100644 libc/src/math/rintf.cpp create mode 100644 libc/src/math/rintf.h create mode 100644 libc/src/math/rintl.cpp create mode 100644 libc/src/math/rintl.h create mode 100644 libc/test/src/math/RIntTest.h create mode 100644 libc/test/src/math/llrint_test.cpp create mode 100644 libc/test/src/math/llrintf_test.cpp create mode 100644 libc/test/src/math/llrintl_test.cpp create mode 100644 libc/test/src/math/lrint_test.cpp create mode 100644 libc/test/src/math/lrintf_test.cpp create mode 100644 libc/test/src/math/lrintl_test.cpp create mode 100644 libc/test/src/math/rint_test.cpp create mode 100644 libc/test/src/math/rintf_test.cpp create mode 100644 libc/test/src/math/rintl_test.cpp create mode 100644 llvm/include/llvm/CodeGen/CodeGenPassBuilder.h create mode 100644 llvm/include/llvm/CodeGen/MachinePassRegistry.def rename llvm/include/llvm/ExecutionEngine/Orc/{RPC => Shared}/FDRawByteChannel.h (87%) rename llvm/include/llvm/ExecutionEngine/Orc/{RPC => Shared}/RPCUtils.h (89%) rename llvm/include/llvm/ExecutionEngine/Orc/{RPC => Shared}/RawByteChannel.h (88%) rename llvm/include/llvm/ExecutionEngine/Orc/{RPC/RPCSerialization.h => Shared/Ser [...] create mode 100644 llvm/include/llvm/Target/CGPassBuilderOption.h create mode 100644 llvm/lib/CodeGen/CodeGenPassBuilder.cpp create mode 100644 llvm/test/CodeGen/PowerPC/peephole-cmp-eq.mir create mode 100644 llvm/test/CodeGen/PowerPC/pr47916.ll create mode 100644 llvm/test/CodeGen/PowerPC/pr48388.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll delete mode 100644 llvm/test/CodeGen/X86/fold-add-pcrel.ll delete mode 100644 llvm/test/CodeGen/X86/semantic-interposition-comdat.ll delete mode 100644 llvm/test/CodeGen/X86/semantic-interposition-infer-dsolocal.ll create mode 100644 llvm/test/Transforms/IROutliner/opt-remarks.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-cost-model.ll copy llvm/test/Transforms/IROutliner/{outlining-same-constants.ll => outlining-deb [...] create mode 100644 llvm/test/Transforms/IROutliner/outlining-swift-error.ll create mode 100644 llvm/test/tools/llvm-elfabi/preserve-dates-stub.test create mode 100644 llvm/test/tools/llvm-elfabi/preserve-dates-tbe.test create mode 100644 mlir/test/Bindings/Python/ir_affine_map.py create mode 100644 mlir/test/Pass/invalid-pass.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig updated (79d8ed841 -> 77798ab19)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 79d8ed841 0: update: llvm-linux-qemu: all new 77798ab19 0: update: llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (79d8ed841) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-prepare_abe/console.log | 230 +- 03-build_llvm/console.log | 13749 ++++++++++++------------ 04-build_linux/console.log | 798 +- 05-build_abe-qemu/console.log | 6660 ++++++------ 06-boot_linux/console.log | 10 +- 07-check_regression/console.log | 12 +- 08-update_baseline/console.log | 12 +- console.log | 21539 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 10 files changed, 21550 insertions(+), 21536 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig updated (dea8dcf2a9fa -> 139711f033f6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/linux. from dea8dcf2a9fa Merge tag 'for-5.11/dm-fix' of git://git.kernel.org/pub/sc [...] adds 7cf22a1c88c0 selftests/vm: fix building protection keys test adds e7dd91c456a8 mm/hugetlb: fix deadlock in hugetlb_cow error path adds 3a176b94609a Revert "kbuild: avoid static_assert for genksyms" adds 5dbdb2d87c29 checkpatch: prefer strscpy to strlcpy adds 6d87d0ece58b mm: add prototype for __add_to_page_cache_locked() adds dc2da7b45ffe mm: memmap defer init doesn't work as expected adds e05986ee7a58 mm/mremap.c: fix extent calculation adds 111fe7186b29 mm: generalise COW SMC TLB flushing race comment adds 13384f6125ad kasan: fix null pointer dereference in kasan_record_aux_stack adds 87dbc209ea04 local64.h: make <asm/local64.h> mandatory adds 8b0fac44bd1f sizes.h: add SZ_8G/SZ_16G/SZ_32G macros adds aa8c7db494d0 kdev_t: always inline major/minor helper functions adds 36845663843f lib/genalloc: fix the overflow when size is too big adds f0bb29e8c407 lib/zlib: fix inflating zlib streams on s390 adds 605cc30dea24 zlib: move EXPORT_SYMBOL() and MODULE_LICENSE() out of dfl [...] adds 1f3147b49d75 mm: slub: call account_slab_page() after slab page initialization adds 139711f033f6 Merge branch 'akpm' (patches from Andrew) No new revisions were added by this update. Summary of changes: arch/alpha/include/asm/local64.h | 1 - arch/arc/include/asm/Kbuild | 1 - arch/arm/include/asm/Kbuild | 1 - arch/arm64/include/asm/Kbuild | 1 - arch/csky/include/asm/Kbuild | 1 - arch/h8300/include/asm/Kbuild | 1 - arch/hexagon/include/asm/Kbuild | 1 - arch/ia64/include/asm/local64.h | 1 - arch/ia64/mm/init.c | 4 ++-- arch/m68k/include/asm/Kbuild | 1 - arch/microblaze/include/asm/Kbuild | 1 - arch/mips/include/asm/Kbuild | 1 - arch/nds32/include/asm/Kbuild | 1 - arch/openrisc/include/asm/Kbuild | 1 - arch/parisc/include/asm/Kbuild | 1 - arch/powerpc/include/asm/Kbuild | 1 - arch/riscv/include/asm/Kbuild | 1 - arch/s390/include/asm/Kbuild | 1 - arch/sh/include/asm/Kbuild | 1 - arch/sparc/include/asm/Kbuild | 1 - arch/x86/include/asm/local64.h | 1 - arch/xtensa/include/asm/Kbuild | 1 - include/asm-generic/Kbuild | 1 + include/linux/build_bug.h | 5 ----- include/linux/kdev_t.h | 22 +++++++++++----------- include/linux/mm.h | 12 ++++++++++-- include/linux/sizes.h | 3 +++ lib/genalloc.c | 25 +++++++++++++------------ lib/zlib_dfltcc/Makefile | 2 +- lib/zlib_dfltcc/dfltcc.c | 6 +++++- lib/zlib_dfltcc/dfltcc_deflate.c | 3 +++ lib/zlib_dfltcc/dfltcc_inflate.c | 4 ++-- lib/zlib_dfltcc/dfltcc_syms.c | 17 ----------------- mm/hugetlb.c | 22 +++++++++++++++++++++- mm/kasan/generic.c | 2 ++ mm/memory.c | 8 +++++--- mm/memory_hotplug.c | 2 +- mm/mremap.c | 4 +++- mm/page_alloc.c | 8 +++++--- mm/slub.c | 5 ++--- scripts/checkpatch.pl | 6 ++++++ tools/testing/selftests/vm/Makefile | 10 +++++----- 42 files changed, 101 insertions(+), 91 deletions(-) delete mode 100644 arch/alpha/include/asm/local64.h delete mode 100644 arch/ia64/include/asm/local64.h delete mode 100644 arch/x86/include/asm/local64.h delete mode 100644 lib/zlib_dfltcc/dfltcc_syms.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig updated (e5f64e869 -> aa807fce2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards e5f64e869 2: update: llvm-linux-qemu: 21240 new aa807fce2 2: update: llvm-linux-qemu: 21240 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e5f64e869) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 172 +- 02-prepare_abe/console.log | 446 +- 03-build_llvm/console.log | 13208 +++++++++++++------------- 04-build_linux/console.log | 970 +- 07-check_regression/console.log | 4 +- 07-check_regression/results.regressions | 10 +- 08-update_baseline/console.log | 132 +- 08-update_baseline/results.regressions | 10 +- console.log | 14932 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 10 files changed, 14946 insertions(+), 14946 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (dea8dcf2a9fa -> 139711f033f6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/linux. from dea8dcf2a9fa Merge tag 'for-5.11/dm-fix' of git://git.kernel.org/pub/sc [...] adds 7cf22a1c88c0 selftests/vm: fix building protection keys test adds e7dd91c456a8 mm/hugetlb: fix deadlock in hugetlb_cow error path adds 3a176b94609a Revert "kbuild: avoid static_assert for genksyms" adds 5dbdb2d87c29 checkpatch: prefer strscpy to strlcpy adds 6d87d0ece58b mm: add prototype for __add_to_page_cache_locked() adds dc2da7b45ffe mm: memmap defer init doesn't work as expected adds e05986ee7a58 mm/mremap.c: fix extent calculation adds 111fe7186b29 mm: generalise COW SMC TLB flushing race comment adds 13384f6125ad kasan: fix null pointer dereference in kasan_record_aux_stack adds 87dbc209ea04 local64.h: make <asm/local64.h> mandatory adds 8b0fac44bd1f sizes.h: add SZ_8G/SZ_16G/SZ_32G macros adds aa8c7db494d0 kdev_t: always inline major/minor helper functions adds 36845663843f lib/genalloc: fix the overflow when size is too big adds f0bb29e8c407 lib/zlib: fix inflating zlib streams on s390 adds 605cc30dea24 zlib: move EXPORT_SYMBOL() and MODULE_LICENSE() out of dfl [...] adds 1f3147b49d75 mm: slub: call account_slab_page() after slab page initialization adds 139711f033f6 Merge branch 'akpm' (patches from Andrew) No new revisions were added by this update. Summary of changes: arch/alpha/include/asm/local64.h | 1 - arch/arc/include/asm/Kbuild | 1 - arch/arm/include/asm/Kbuild | 1 - arch/arm64/include/asm/Kbuild | 1 - arch/csky/include/asm/Kbuild | 1 - arch/h8300/include/asm/Kbuild | 1 - arch/hexagon/include/asm/Kbuild | 1 - arch/ia64/include/asm/local64.h | 1 - arch/ia64/mm/init.c | 4 ++-- arch/m68k/include/asm/Kbuild | 1 - arch/microblaze/include/asm/Kbuild | 1 - arch/mips/include/asm/Kbuild | 1 - arch/nds32/include/asm/Kbuild | 1 - arch/openrisc/include/asm/Kbuild | 1 - arch/parisc/include/asm/Kbuild | 1 - arch/powerpc/include/asm/Kbuild | 1 - arch/riscv/include/asm/Kbuild | 1 - arch/s390/include/asm/Kbuild | 1 - arch/sh/include/asm/Kbuild | 1 - arch/sparc/include/asm/Kbuild | 1 - arch/x86/include/asm/local64.h | 1 - arch/xtensa/include/asm/Kbuild | 1 - include/asm-generic/Kbuild | 1 + include/linux/build_bug.h | 5 ----- include/linux/kdev_t.h | 22 +++++++++++----------- include/linux/mm.h | 12 ++++++++++-- include/linux/sizes.h | 3 +++ lib/genalloc.c | 25 +++++++++++++------------ lib/zlib_dfltcc/Makefile | 2 +- lib/zlib_dfltcc/dfltcc.c | 6 +++++- lib/zlib_dfltcc/dfltcc_deflate.c | 3 +++ lib/zlib_dfltcc/dfltcc_inflate.c | 4 ++-- lib/zlib_dfltcc/dfltcc_syms.c | 17 ----------------- mm/hugetlb.c | 22 +++++++++++++++++++++- mm/kasan/generic.c | 2 ++ mm/memory.c | 8 +++++--- mm/memory_hotplug.c | 2 +- mm/mremap.c | 4 +++- mm/page_alloc.c | 8 +++++--- mm/slub.c | 5 ++--- scripts/checkpatch.pl | 6 ++++++ tools/testing/selftests/vm/Makefile | 10 +++++----- 42 files changed, 101 insertions(+), 91 deletions(-) delete mode 100644 arch/alpha/include/asm/local64.h delete mode 100644 arch/ia64/include/asm/local64.h delete mode 100644 arch/x86/include/asm/local64.h delete mode 100644 lib/zlib_dfltcc/dfltcc_syms.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (67cbe5c8e68 -> 8abe76251ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/gcc. from 67cbe5c8e68 Daily bump. adds 8abe76251ff Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (1ffc60ec40 -> 17c2dc6691)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from 1ffc60ec40 Automatic date update in version.in adds 17c2dc6691 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig updated (1cf92bdfc -> c9dd6b557)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 1cf92bdfc 2: update: binutils-gcc-linux-qemu: 21205 new c9dd6b557 2: update: binutils-gcc-linux-qemu: 21205 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1cf92bdfc) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 418 +- 03-build_abe-binutils/console.log | 11347 +++++++------ 04-build_abe-stage1/console.log | 13598 ++++++++-------- 05-build_linux/console.log | 620 +- 08-check_regression/console.log | 4 +- 08-check_regression/results.regressions | 12 +- 09-update_baseline/console.log | 64 +- 09-update_baseline/results.regressions | 12 +- console.log | 26219 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- 11 files changed, 26216 insertions(+), 26222 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_bmk_tx1 updated (e75488b -> 4d493da)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tx1 in repository toolchain/ci/interesting-commits. from e75488b Add regression f96fef89b5eca29f2dc41e97829c20bf742cdcd9 from [...] new 4d493da Add regression e00f189d392dd9bf95f6a98f05f2d341d06cd65c from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: llvm | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2020