Tcwg-commits December 2020

tcwg-commits@lists.linaro.org

4 participants
11568 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig updated (07fed10b19e -> 65fcf1c2d7f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig in repository toolchain/ci/gcc. from 07fed10b19e Daily bump. adds 03e2d83f596 Daily bump. adds 0bf0e0b86d3 i386: Fix __builtin_floor with FE_DOWNWARD rounding directi [...] adds 65fcf1c2d7f Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 7 +++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386-expand.c | 25 ++++++++++++++++++++----- gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/gcc.target/i386/pr96793.c | 28 ++++++++++++++++++++++++++++ 5 files changed, 61 insertions(+), 6 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr96793.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig updated (85d6c75350 -> 8f9eec44b3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig in repository toolchain/ci/binutils-gdb. from 85d6c75350 Automatic date update in version.in adds 10a9da658e Automatic date update in version.in adds 8f9eec44b3 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig updated (ac429fda1 -> c10a3ca1d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig in repository toolchain/ci/base-artifacts. discards ac429fda1 0: update: binutils-gcc-linux-qemu: boot new c10a3ca1d 0: update: binutils-gcc-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ac429fda1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 457 +- 03-build_abe-binutils/console.log | 11816 +++++----- 04-build_abe-stage1/console.log | 18538 ++++++++------- 05-build_linux/console.log | 603 +- 06-build_abe-qemu/console.log | 4269 ++-- 07-boot_linux/console.log | 490 +- 08-check_regression/console.log | 2 +- 08-check_regression/results.regressions | 3 +- 09-update_baseline/console.log | 18 +- 09-update_baseline/results.regressions | 3 +- console.log | 36321 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 13 files changed, 36264 insertions(+), 36396 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_kernel updated (4f31996 -> 5cfeb19)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel in repository toolchain/ci/interesting-commits. from 4f31996 Add regression d098835811e05da6ef66251d2c7db0378df23707 from [...] new 5cfeb19 Add regression 005b2a9dc819a1265a8c765595f8f6d88d6173d9 from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: linux | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (e37b12e4bb21 -> 614cb5894306)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/linux. from e37b12e4bb21 Merge tag 'for-linus-5.11-ofs1' of git://git.kernel.org/pu [...] adds 154372e67d40 fs/9p: fix create-unlink-getattr idiom adds 987a64850996 fs/9p: track open fids adds 478ba09edc1f fs/9p: search open fids first adds 6636b6dcc3db 9p: add refcount to p9_fid struct adds ff5e72ebef41 9p: apply review requests for fid refcounting adds 5bfe97d7382b 9p: Fix writeback fid incorrectly being attached to dentry adds dfd375864ac1 9p: Uninitialized variable in v9fs_writeback_fid() adds cfd1d0f524a8 9p: Remove unnecessary IS_ERR() check adds 70990afa34fb Merge tag '9p-for-5.11-rc1' of git://github.com/martinetd/linux adds 670d39657ca3 m68knommu: align BSS section to 4-byte boundaries adds a734bbf69427 m68k: m68328: move platform code to separate files adds 8b22820efb35 m68k: m68328: remove duplicate code adds 8552d28e1401 Merge tag 'm68knommu-for-v5.11' of git://git.kernel.org/pu [...] adds 9d1c94a69d70 clk: fix a kernel-doc markup adds 61a31292002b clk: qcom: clk-alpha-pll: Add support for helper functions adds a2b57943a570 clk: qcom: clk-alpha-pll: Add support for controlling Agera PLLs adds 57b971907eb0 dt-bindings: clock: Add YAML schemas for the QCOM Camera c [...] adds 15d09e830bbc clk: qcom: camcc: Add camera clock controller driver for SC7180 adds 7635622b77b5 clk: qcom: lpasscc-sc7810: Use devm in probe adds 4ee9fe3e292b clk: qcom: lpass-sc7180: Disentangle the two clock devices adds a6dee2fe778b dt-bindings: clock: Add support for LPASS Audio Clock Controller adds 7dbe5a7a3f99 dt-bindings: clock: Add support for LPASS Always ON Controller adds a2d8f507803e clk: qcom: Add support to LPASS AUDIO_CC Glitch Free Mux clocks adds 794aa56a7805 clk: qcom: Add support to LPASS AON_CC Glitch Free Mux clocks adds e4accab4e0b0 clk: qcom: lpass-sc7180: Clean up on error in lpass_sc7180_init() adds 8d4025943e13 clk: qcom: camcc-sc7180: Use runtime PM ops instead of clk ones adds 3105c7c91feb clk: qcom: dispcc-sm8250: handle MMCX power domain adds 8d5d3c7a5bdd dt-bindings: clock: Add entry for crypto engine RPMH clock [...] adds dba6bc51975b clk: qcom: rpmh: Add CE clock on sdm845. adds 02d8e879e410 clk: qcom: Kconfig: Fix spelling mistake "dyanmic" -> "dynamic" adds a13ae5a3797a dt-bindings: clock: Add SDX55 GCC clock bindings adds 3fade566c07a clk: qcom: Add SDX55 GCC support adds 2e2639b7ef16 dt-bindings: clock: Introduce RPMHCC bindings for SDX55 adds afacfbbe1016 clk: qcom: Add support for SDX55 RPMh clocks adds bdf7805b8c0e dt-bindings: clock: Add GDSC in SDX55 GCC adds 063930ed2df5 clk: qcom: Add GDSC support for SDX55 GCC adds 6d37a8d19283 clk: qcom: gcc-sc7180: Use floor ops for sdcc clks adds 043577518f02 clk: qcom: gcc-sc7180: Add 50 MHz clock rate for SDC2 adds ce8c195e652f clk: qcom: lpasscc: Introduce pm autosuspend for SC7180 adds eb50f3f42cb6 dt-bindings: clock: Add RPMHCC bindings for SM8350 adds f7b36cc19efb clk: qcom: rpmh: add support for SM8350 rpmh clocks adds 6a1784970358 clk: remove unneeded dead-store initialization adds e5a4b9b99e5b clk: avoid devm_clk_release name clash adds 30d6f8c15d2c clk: add api to get clk consumer from clk_hw adds 8e677e7f0aa3 clk: meson: g12: drop use of __clk_lookup() adds 6d30d50d037d clk: add devm variant of clk_notifier_register adds e6fb7aee486c clk: meson: g12: use devm variant to register notifiers adds 7f2c2f38c1c0 clk: renesas: rcar-gen3: Remove stp_ck handling for SDHI adds 0ca995f5c711 clk: renesas: r8a779a0: Make rcar_r8a779a0_cpg_clk_registe [...] adds 043585760f51 MAINTAINERS: Update git repo for Renesas clock drivers adds 23378e70ca28 clk: renesas: r8a779a0: Add CSI4[0-3] clocks adds 874d4eee5421 clk: renesas: r8a779a0: Add VIN clocks adds 13d2617bf224 clk: renesas: r8a774a1: Add RPC clocks adds fb9805c51793 clk: renesas: r8a774b1: Add RPC clocks adds 4ef39a80da8b clk: renesas: rcar-usb2-clock-sel: Replace devm_reset_cont [...] adds b5fb3b8859a4 clk: renesas: cpg-mssr: fix kerneldoc of cpg_mssr_priv adds 14653942de7f clk: renesas: r8a779a0: Fix R and OSC clocks adds 40745482eec8 clk: renesas: r8a774c0: Add RPC clocks adds fd0d8ed7c1b4 clk: renesas: sh73a0: Stop using __raw_*() I/O accessors adds f5c50b1fed55 dt-bindings: clock: renesas: rcar-usb2-clock-sel: Convert [...] adds fdc9b0191191 Merge tag 'renesas-clk-for-v5.11-tag3' of git://git.kernel [...] adds e44cdff05145 clk: samsung: Allow compile testing of Exynos, S3C64xx and [...] adds 44a9e78f9242 clk: samsung: Prevent potential endless loop in the PLL ops adds 87b6a5e28b2b Merge tag 'clk-v5.11-samsung' of https://git.kernel.org/pu [...] adds 23cae54f5269 Merge branches 'clk-doc', 'clk-qcom', 'clk-simplify', 'clk [...] adds f069e7e752db Merge branch 'v5.11/headers' into integ adds 14ebb3154b8f clk: meson: axg: add Video Clocks adds e80d8510ffef clk: meson: axg: add MIPI DSI Host clock adds bae69bfa3a58 clk: meson: Kconfig: fix dependency for G12A adds 20425f631948 clk: meson: enable building as modules adds 312489790cc6 dt-bindings: clk: g12a-clkc: add DSI Pixel clock bindings adds dee6ecc7c330 Merge branch 'v5.11/headers' into v5.11/drivers adds 88b9ae600138 clk: meson: g12a: add MIPI DSI Host Pixel Clock adds cadd53122ae8 Merge tag 'clk-meson-v5.11-1' of https://github.com/BayLib [...] adds 6e0781e092a1 clk: rockchip: Add appropriate arch dependencies adds 7f5b57a095f3 clk: rockchip: Remove redundant null check before clk_prep [...] adds 5868491e1257 clk: rockchip: add CLK_SET_RATE_PARENT to sclk for rk3066a [...] adds caa2fd752ecb clk: rockchip: fix i2s gate bits on rk3066 and rk3188 adds f4ac0c5639b7 Merge tag 'v5.11-rockchip-clk-1' of git://git.kernel.org/p [...] adds 16a30ba15cd7 sh: boards: Replace <linux/clk-provider.h> by <linux/of_clk.h> adds 047b04201f62 xtensa: Replace <linux/clk-provider.h> by <linux/of_clk.h> adds b8bcece8a77f clk: qoriq: Add platform dependencies adds e81bed419f03 clk: fsl-sai: fix memory leak adds 0eba77079042 clk: composite: add devm_clk_hw_register_composite_pdata() adds fb8715157b6a clk: fsl-sai: use devm_clk_hw_register_composite_pdata() adds 4cb15934ba05 clk: qoriq: provide constants for the type adds 26792699fe36 clk: divider: add devm_clk_hw_register_divider_table() adds e577af82c72f dt-bindings: clock: document the fsl-flexspi-clk device adds fcf77be87eac clk: fsl-flexspi: new driver adds 967069aa4de6 clk: pwm: drop of_match_ptr from of_device_id table adds 975d25cbb505 clk: scpi: mark scpi_clk_match as maybe unused adds d240d4c20578 Merge branches 'clk-amlogic', 'clk-rockchip', 'clk-of', 'c [...] adds 6160aca44314 clk: tegra: Do not return 0 on failure adds a886c310d9fc clk: tegra: bpmp: Clamp clock rates on requests adds 55cd03e8095d Merge tag 'for-5.11-clk' of git://git.kernel.org/pub/scm/l [...] adds 5bf5861d6ea6 clk: tegra: Fix duplicated SE clock entry adds 77d8f3068c63 clk: imx: scu: add two cells binding support adds 0d5f1f4731b5 clk: imx: scu: bypass cpu power domains adds 2f1a2c1d00bc clk: imx: scu: allow scu clk to take device pointer adds 78edeb080330 clk: imx: scu: add runtime pm support adds d0409631f466 clk: imx: scu: add suspend/resume support adds d5f1e6a2bb61 clk: imx: imx8qxp-lpcg: add parsing clocks from device tree adds a4bfc85ccf37 clk: imx: lpcg: allow lpcg clk to take device pointer adds 18cdbad40c6c clk: imx: clk-imx8qxp-lpcg: add runtime pm support adds ea0c5cbaf8b7 clk: imx: lpcg: add suspend/resume support adds 8404c66140e2 clk: imx: remove unneeded semicolon adds f2644bd7413c clk: imx: remove redundant assignment to pointer np adds 220175cd3979 clk: imx: scu: fix build break when compiled as modules adds 12309428c277 clk: imx: gate2: Remove the IMX_CLK_GATE2_SINGLE_BIT special case adds 040adb5fe95a clk: imx: gate2: Keep the register writing in on place adds 03681d06a555 clk: imx: gate2: Check if clock is enabled against cgr_val adds bcd418a632b6 clk: imx: gate2: Add cgr_mask for more flexible number of [...] adds 65188f07456d clk: imx: gate2: Add locking in is_enabled op adds f2bd43f1c97f clk: imx: gate2: Remove unused variable ret adds bdb08940236c clk: imx8mm: drop of_match_ptr from of_device_id table adds 8f8a3230929f clk: imx8mn: drop of_match_ptr from of_device_id table adds f32e42f09270 clk: imx8mp: drop of_match_ptr from of_device_id table adds 00cb754ac622 clk: imx8mq: drop of_match_ptr from of_device_id table adds 550b562a153f clk: imx: scu: Make pd_np with static keyword adds 43d2479687c9 clk: imx: scu: remove the calling of device_is_bound adds 958879d0d7f9 Merge tag 'clk-imx-5.11' of git://git.kernel.org/pub/scm/l [...] adds a00a3f29b2a6 dt-bindings: fu740: prci: add YAML documentation for the F [...] adds c816e1ddf2b6 clk: sifive: Extract prci core to common base adds 28108fc8a056 clk: sifive: Use common name for prci configuration adds efc91ae43c8d clk: sifive: Add a driver for the SiFive FU740 PRCI IP block adds 263ac3908516 clk: sifive: Fix the wrong bit field shift adds 732374a0b440 clk: sifive: Add clock enable and disable ops adds 2aeff9d8c8e6 clk: mediatek: Make mtk_clk_register_mux() a static function adds bf6d43d72325 clk: Add hardware-enable column to clk summary adds 699eda2814f2 Merge branches 'clk-tegra', 'clk-imx', 'clk-sifive', 'clk- [...] adds 8c6239f6e95f clk: ti: Fix memleak in ti_fapll_synth_setup adds 66cc7af38149 clk: ti: omap5: Fix reboot DPLL lock failure when using AB [...] adds bd91abb218e0 dt-bindings: clock: adi,axi-clkgen: convert old binding to [...] adds ac1ee86a9cdb clk: axi-clkgen: wrap limits in a struct and keep copy on [...] adds 16214f97f443 clk: axi-clkgen: move the OF table at the bottom of the file adds 03813d9b7d43 clk: Trace clk_set_rate() "range" functions adds 91274497c791 clk: at91: sama7g5: fix compilation error adds 3d86ee17d467 dt-bindings: clock: at91: add sama7g5 pll defines adds 83d002877365 clk: at91: sama7g5: allow SYS and CPU PLLs to be exported [...] adds e26b3006ff07 clk: at91: clk-master: add 5th divisor for mck master adds 0bb4623f13d4 clk: at91: sama7g5: add 5th divisor for mck0 layout and ch [...] adds 8dc4af8bef12 clk: at91: clk-sam9x60-pll: allow runtime changes for pll adds 4011f03ee475 clk: at91: sama7g5: remove mck0 from parent list of other clocks adds f803858af84e clk: at91: sama7g5: decrease lower limit for MCK0 rate adds 120d5d8b4614 clk: at91: sama7g5: do not allow cpu pll to go higher than 1GHz adds 7a110b9107ed clk: at91: clk-master: re-factor master clock adds 91f3bf0d5315 clk: at91: sama7g5: register cpu clock adds 01324f9e88b5 clk: at91: sam9x60: remove atmel,osc-bypass support adds 5142cbcea324 clk: si5351: Wait for bit clear after PLL reset adds b53a1603b46c Merge branches 'clk-ti', 'clk-analog', 'clk-trace', 'clk-a [...] adds 11a163f2c7d6 clk: ingenic: Fix divider calculation with div tables adds 4b003f5fcadf clk: vc5: Use "idt,voltage-microvolt" instead of "idt,volt [...] adds c82cf05190d4 clk: bcm: dvp: drop a variable that is assigned to only adds be439cc4c404 clk: bcm: dvp: Add MODULE_DEVICE_TABLE() adds d2d94fc56762 clk: s2mps11: Fix a resource leak in error handling paths [...] adds 48f68de00c14 clk: sunxi-ng: Make sure divider tables have sentinel adds 6c5c16007a11 dt-bindings: Add Canaan vendor prefix adds 0c797d2c7e82 dt-binding: clock: Document canaan,k210-clk bindings adds 6f37689cf6b3 clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9 adds abe7e32f1d50 Merge branches 'clk-ingenic', 'clk-vc5', 'clk-cleanup', 'c [...] adds 8653b778e454 Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/ [...] adds e14fd4ba8fb4 x86/split-lock: Avoid returning with interrupts enabled adds 9eb78c253275 exfat: Avoid allocating upcase table using kcalloc() adds e9e541ecfee3 Merge tag 'exfat-for-5.11-rc1' of git://git.kernel.org/pub [...] adds 65cdb4a214c0 configfs: fix kernel-doc markup issue adds 4f06f210673e Merge tag 'configfs-5.11' of git://git.infradead.org/users [...] adds 8d8d53cf8fd0 dma-mapping: Allow mixing bypass and mapped DMA operation adds bf6e2d562bbc powerpc/dma: Fallback to dma_ops when persistent memory present adds 94035edcb4e3 dma-pool: no need to check return value of debugfs_create [...] adds 819b70ad6201 dma-contiguous: fix a typo error in a comment adds 65789daa8087 dma-mapping: add benchmark support for streaming DMA APIs adds 7679325702c9 selftests/dma: add test application for DMA_MAP_BENCHMARK adds 347d81b68b8f Merge tag 'dma-mapping-5.11' of git://git.infradead.org/us [...] adds 0a4e668b5d52 hwmon: (k10temp) Remove support for displaying voltage and [...] adds 4e31dcc0a923 Merge tag 'hwmon-for-v5.11-take2' of git://git.kernel.org/ [...] adds 985eabdcfe3a dm: remove unnecessary current->bio_list check when submit [...] adds 4da8f8c8a1e0 dm verity: Add support for signature verification with 2nd [...] adds e4d2e82b2300 dm mpath: add IO affinity path selector adds 298fb372984a dm: rename multipath path selector source files to have "d [...] adds 410fe220078c dm: add support for REQ_NOWAIT to various targets adds e8dc79d1bdda dm crypt: Constify static crypt_iv_operations adds 4d7659bfbe27 dm ioctl: fix error return code in target_message adds a2b8b2d97567 dm crypt: export sysfs of kcryptd workqueue adds 252bd1256396 dm verity: skip verity work if I/O error when system is sh [...] adds 52252adede91 dm ebs: avoid double unlikely() notation when using IS_ERR() adds b77709237e72 dm cache: simplify the return expression of load_mapping() adds d8355e740f41 Merge tag 'for-5.11/dm-changes' of git://git.kernel.org/pu [...] adds e64ab473ddda ARM: 9034/1: __div64_32(): straighten up inline asm constraints adds e9a2f8b599d0 ARM: 9011/1: centralize phys-to-virt conversion of DT/ATAG [...] adds 7a1be318f579 ARM: 9012/1: move device tree mapping out of linear region adds d5d44e7e3507 ARM: 9013/2: Disable KASan instrumentation for some code adds d6d51a96c7d6 ARM: 9014/2: Replace string mem* functions for KASan adds c12366ba441d ARM: 9015/2: Define the virtual space of KASan's shadow region adds 5615f69bc209 ARM: 9016/2: Initialize the mapping of KASan shadow memory adds 421015713b30 ARM: 9017/2: Enable KASan for ARM adds fc2933c13374 ARM: 9020/1: mm: use correct section size macro to describ [...] adds 735e8d93dc2b ARM: 9022/1: Change arch/arm/lib/mem*.S to use WEAK instea [...] adds df8eda0f1f58 ARM: 9023/1: Spelling s/mmeory/memory/ adds 730b5764ea85 ARM: 9024/1: Drop useless cast of "u64" to "long long" adds 28187dc8ebd9 ARM: 9025/1: Kconfig: CPU_BIG_ENDIAN depends on !LD_IS_LLD adds 331b9d02d77e ARM: 9026/1: unwind: remove old check for GCC <= 4.2 adds 4d576cab16f5 ARM: 9028/1: disable KASAN in call stack capturing routines adds 3c9f5708b7ae ARM: 9029/1: Make iwmmxt.S support Clang's integrated assembler adds f77ac2e378be ARM: 9030/1: entry: omit FP emulation for UND exceptions t [...] adds 3cce9d44321e ARM: 9044/1: vfp: use undef hook for VFP support detection adds 6c7a6d22fcef ARM: 9031/1: hyp-stub: remove unused .L__boot_cpu_mode_off [...] adds 76460d613d9b ARM: 9032/1: arm/mm: Convert PUD level pgtable helper macr [...] adds 27bde183b0d3 ARM: 9033/1: arm/smp: Drop the macro S(x,s) adds 0557ac83fd1a ARM: 9035/1: uncompress: Add be32tocpu macro adds 1ecec38547d4 ARM: 9036/1: uncompress: Fix dbgadtb size parameter name adds 551b39efc6ff ARM: 9037/1: uncompress: Add OF_DT_MAGIC macro adds 0cda9bc15dfc ARM: 9038/1: Link with '-z norelro' adds 10fce53c0ef8 ARM: 9027/1: head.S: explicitly map DT even if it lives in [...] adds 8cc9251737d1 Merge branches 'fixes' and 'misc' into for-next adds 4e79f0211b47 ARM: p2v: fix handling of LPAE translation in BE mode adds 0b1674638a5c ARM: assembler: introduce adr_l, ldr_l and str_l macros adds 22f2d23098f7 ARM: module: add support for place relative relocations adds eae78e1a9720 ARM: p2v: move patching code to separate assembler source file adds 4b16421c3e95 ARM: p2v: factor out shared loop processing adds 7a94849e81b5 ARM: p2v: factor out BE8 handling adds 0869f3b9da38 ARM: p2v: drop redundant 'type' argument from __pv_stub adds 2730e8eaa4f2 ARM: p2v: use relative references in patch site arrays adds 0e3db6c9d7f6 ARM: p2v: simplify __fixup_pv_table() adds e8e00f5afb08 ARM: p2v: switch to MOVW for Thumb2 and ARM/LPAE adds 9443076e4330 ARM: p2v: reduce p2v alignment requirement to 2 MiB adds ae73ad052707 Merge tag 'arm-p2v-for-v5.11' of git://git.kernel.org/pub/ [...] adds 67e3f828bd4b ARM: efistub: replace adrl pseudo-op with adr_l macro invocation adds 62c4a2e202b1 ARM: head-common.S: use PC-relative insn sequence for __proc_info adds 172c34c9ff01 ARM: head-common.S: use PC-relative insn sequence for idma [...] adds 91580f0dbf24 ARM: head.S: use PC-relative insn sequence for secondary_data adds 450abd38fe6c ARM: kernel: use relative references for UP/SMP alternatives adds 59d2f2827dfd ARM: head: use PC-relative insn sequence for __smp_alt adds d74d2b225018 ARM: sleep.S: use PC-relative insn sequence for sleep_save [...] adds 3bcf906b194c ARM: head.S: use PC relative insn sequence to calculate PH [...] adds aaac3733171f ARM: kvm: replace open coded VA->PA calculations with adr_l call adds 2c736bb4087f Merge tag 'arm-adrl-replacement-for-v5.11' of git://git.ke [...] adds ecbbb88727ae Merge branch 'devel-stable' into for-next adds c45647f9f562 Merge tag 'for-linus' of git://git.armlinux.org.uk/~rmk/linux adds 11f094e312ae kasan: drop unnecessary GPL text from comment headers adds 71f6af6d52ce kasan: KASAN_VMALLOC depends on KASAN_GENERIC adds 3b1a4a864087 kasan: group vmalloc code adds d5750edf6da7 kasan: shadow declarations only for software modes adds cebd0eb29acd kasan: rename (un)poison_shadow to (un)poison_range adds 1f600626b3a9 kasan: rename KASAN_SHADOW_* to KASAN_GRANULE_* adds b266e8fee963 kasan: only build init.c for software modes adds bb359dbcb700 kasan: split out shadow.c from common.c adds affc3f07759c kasan: define KASAN_MEMORY_PER_SHADOW_PAGE adds 59fd51b2ba6b kasan: rename report and tags files adds ffcc5cea46c0 kasan: don't duplicate config dependencies adds 2cdbed63490d kasan: hide invalid free check implementation adds 97fc71223236 kasan: decode stack frame only with KASAN_STACK_ENABLE adds afe6ef80dcec kasan, arm64: only init shadow for software modes adds d73b49365ee6 kasan, arm64: only use kasan_depth for software modes adds 28ab35841ce0 kasan, arm64: move initialization message adds 60a3a5fe950f kasan, arm64: rename kasan_init_tags and mark as __init adds 6882464faf74 kasan: rename addr_has_shadow to addr_has_metadata adds db3de8f759c8 kasan: rename print_shadow_for_address to print_memory_metadata adds 88b865974d17 kasan: rename SHADOW layout macros to META adds 96e0279df6d8 kasan: separate metadata_fetch_row for each mode adds 6a63a63ff1ac kasan: introduce CONFIG_KASAN_HW_TAGS adds f469c032c05e arm64: enable armv8.5-a asm-arch option adds 85f49cae4dfc arm64: mte: add in-kernel MTE helpers adds e5b8d9218951 arm64: mte: reset the page tag in page->flags adds 98c970da8b35 arm64: mte: add in-kernel tag fault handler adds bfc62c598527 arm64: kasan: allow enabling in-kernel MTE adds 620954a67bce arm64: mte: convert gcr_user into an exclude mask adds bad1e1c663e0 arm64: mte: switch GCR_EL1 in kernel entry and exit adds c746170d6a48 kasan, mm: untag page address in free_reserved_area adds dc09b29fd071 arm64: kasan: align allocations for HW_TAGS adds ccbe2aaba1ed arm64: kasan: add arch layer for memory tagging helpers adds 6c6a04fe367f kasan: define KASAN_GRANULE_SIZE for HW_TAGS adds 8a494023b80e kasan, x86, s390: update undef CONFIG_KASAN adds 0fea6e9af889 kasan, arm64: expand CONFIG_KASAN checks adds 2e903b914797 kasan, arm64: implement HW_TAGS runtime adds 4291e9ee6189 kasan, arm64: print report from tag fault handler adds aa1ef4d7b3f6 kasan, mm: reset tags when accessing metadata adds 94ab5b61ee16 kasan, arm64: enable CONFIG_KASAN_HW_TAGS adds 948e32539f4a kasan: add documentation for hardware tag-based mode adds 29f080881601 kselftest/arm64: check GCR_EL1 after context switch adds c696de9f12b7 kasan: simplify quarantine_put call site adds 6476792f1015 kasan: rename get_alloc/free_info adds 8bb0009b1946 kasan: introduce set_alloc_info adds d56a9ef84bd0 kasan, arm64: unpoison stack only with CONFIG_KASAN_STACK adds 38dd767daed1 kasan: allow VMAP_STACK for HW_TAGS mode adds 77f57c983065 kasan: remove __kasan_unpoison_stack adds c0054c565ae5 kasan: inline kasan_reset_tag for tag-based modes adds d8dd397120be kasan: inline random_tag for HW_TAGS adds bffe690708c8 kasan: open-code kasan_unpoison_slab adds 57345fa68a27 kasan: inline (un)poison_range and check_invalid_free adds 8028caaca7a8 kasan: add and integrate kasan boot parameters adds 34303244f261 kasan, mm: check kasan_enabled in annotations adds eeb3160c2419 kasan, mm: rename kasan_poison_kfree adds d99f6a10c161 kasan: don't round_up too much adds 1ef3133bd3b8 kasan: simplify assign_tag and set_tag calls adds 3933c1757163 kasan: clarify comment in __kasan_kfree_large adds 97593cad003c kasan: sanitize objects when metadata doesn't fit adds e86f8b09f215 kasan, mm: allow cache merging with no metadata adds 625d867347c9 kasan: update documentation adds 1375b9803e00 Merge branch 'akpm' (patches from Andrew) adds c25ce589dca1 tweewide: Fix most Shebang lines adds c93e4aeed1be Makefile.extrawarn: remove -Wnested-externs warning adds b044a535d9a6 kbuild: doc: update the description about kbuild Makefiles adds 8c4d9b145ba3 kbuild: doc: replace arch/$(ARCH)/ with arch/$(SRCARCH)/ adds 23b53061ad5d kbuild: doc: fix 'List directories to visit when descendin [...] adds 41cac0834f88 kbuild: doc: merge 'Special Rules' and 'Custom kbuild comm [...] adds 39bb232ae614 kbuild: doc: split if_changed explanation to a separate section adds d0e628cd817f kbuild: doc: clarify the difference between extra-y and always-y adds c0ea806f874e kbuild: doc: document subdir-y syntax adds 436e980e2ed5 kbuild: don't hardcode depmod path adds bc72d723ec6b modpost: rename merror() to error() adds 0fd3fbadd9a8 modpost: refactor error handling and clarify error/fatal d [...] adds 1d6cd3929360 modpost: turn missing MODULE_LICENSE() into error adds d6d692fa21d3 modpost: change license incompatibility to error() from fatal() adds c7299d98c00a modpost: turn section mismatches to error from fatal() adds b9ed847b5ae6 modpost: turn static exports into error adds 9ab55d7f240f genksyms: Ignore module scoped _Static_assert() adds c613583b6a87 Documentation/kbuild: Document COMPILE_TEST dependencies adds 18084e435ff6 Documentation/kbuild: Document platform dependency practises adds 7b95f0563ab5 Merge tag 'kbuild-v5.11' of git://git.kernel.org/pub/scm/l [...] adds 7b675649be22 kconfig: qconf: drop Qt4 support adds 7cd0158703a4 kconfig: qconf: use a variable to pass packages to pkg-config adds a2574c12df0d kconfig: qconf: convert to Qt5 new signal/slot connection syntax adds 98ebea7ba891 kconfig: make lkc.h self-sufficient #include-wise adds f463269fb940 kconfig: qconf: show Qt version in the About dialog adds 78cb09078352 kconfig: clean up header inclusion adds 135b4957eac4 kconfig: fix return value of do_error_if() adds 90d39628ac79 kconfig: doc: fix $(fileno) to $(filename) adds 2762db756f42 Merge tag 'kconfig-v5.11' of git://git.kernel.org/pub/scm/ [...] adds bca3e43c903f ACPI: processor: fix NONE coordination for domain mapping failure adds defa0c6b94db Merge branch 'acpi-processor' to satisfy dependencies adds d2641a5c3d5e cppc_cpufreq: use policy->cpu as driver of frequency setting adds bf76bb208f2b cppc_cpufreq: clarify support for coordination types adds cfdc589f4b5f cppc_cpufreq: expose information on frequency domains adds a28b2bfc099c cppc_cpufreq: replace per-cpu data array with a list adds ca6827de4b67 cpufreq: schedutil: Add util to struct sg_cpu adds ee2cc4276ba4 cpufreq: Add special-purpose fast-switching callback for drivers adds a365ab6b9dfb cpufreq: intel_pstate: Implement the ->adjust_perf() callback adds e40ad84c26b4 cpufreq: intel_pstate: Use most recent guaranteed performa [...] adds c3a74f8e25e9 Merge branch 'pm-cpufreq' adds 4960821a4d80 Merge tag 'pm-5.11-rc1-2' of git://git.kernel.org/pub/scm/ [...] adds 6fc250887cbe ACPI: scan: Evaluate _DEP before adding the device adds 71da201f38df ACPI: scan: Defer enumeration of devices with _DEP lists adds 0de7fb7c8687 ACPI: scan: Avoid unnecessary second pass in acpi_bus_scan() adds 9272e97ae9e9 ACPI: scan: Add Intel Baytrail Mailbox Device to acpi_igno [...] adds b08221c40feb ACPI: PNP: compare the string length in the matching_id() adds 146f1ed852a8 ACPI: PM: s2idle: Add AMD support to handle _DSM adds fef98671194b ACPI: PM: s2idle: Move x86-specific code to the x86 directory adds 538fcf57aaee Merge branches 'acpi-scan', 'acpi-pnp' and 'acpi-sleep' adds 614cb5894306 Merge tag 'acpi-5.11-rc1-2' of git://git.kernel.org/pub/sc [...] No new revisions were added by this update. Summary of changes: Documentation/ABI/testing/sysfs-devices-system-cpu | 3 +- Documentation/admin-guide/device-mapper/verity.rst | 7 +- Documentation/arm/memory.rst | 12 +- Documentation/dev-tools/kasan.rst | 264 ++- .../devicetree/bindings/clock/adi,axi-clkgen.yaml | 53 + .../devicetree/bindings/clock/axi-clkgen.txt | 25 - .../devicetree/bindings/clock/canaan,k210-clk.yaml | 54 + .../bindings/clock/fsl,flexspi-clock.yaml | 55 + .../bindings/clock/qcom,aoncc-sm8250.yaml | 58 + .../bindings/clock/qcom,audiocc-sm8250.yaml | 58 + .../devicetree/bindings/clock/qcom,gcc-sdx55.yaml | 77 + .../devicetree/bindings/clock/qcom,rpmhcc.yaml | 2 + .../bindings/clock/qcom,sc7180-camcc.yaml | 73 + .../bindings/clock/renesas,rcar-usb2-clock-sel.txt | 68 - .../clock/renesas,rcar-usb2-clock-sel.yaml | 100 ++ .../bindings/clock/sifive/fu740-prci.yaml | 60 + .../devicetree/bindings/vendor-prefixes.yaml | 2 + .../features/debug/KASAN/arch-support.txt | 2 +- Documentation/kbuild/kconfig-language.rst | 35 + Documentation/kbuild/kconfig-macro-language.rst | 2 +- Documentation/kbuild/makefiles.rst | 365 +++-- Documentation/kbuild/modules.rst | 2 +- Documentation/sphinx/parse-headers.pl | 2 +- Documentation/target/tcm_mod_builder.py | 2 +- Documentation/trace/postprocess/decode_msr.py | 2 +- .../postprocess/trace-pagealloc-postprocess.pl | 2 +- .../trace/postprocess/trace-vmscan-postprocess.pl | 2 +- MAINTAINERS | 8 +- Makefile | 2 +- arch/Kconfig | 8 +- arch/arm/Kconfig | 12 +- arch/arm/Makefile | 2 +- arch/arm/boot/compressed/Makefile | 1 + arch/arm/boot/compressed/head.S | 60 +- arch/arm/boot/compressed/string.c | 19 + arch/arm/include/asm/assembler.h | 88 +- arch/arm/include/asm/div64.h | 21 +- arch/arm/include/asm/elf.h | 5 + arch/arm/include/asm/fixmap.h | 2 +- arch/arm/include/asm/kasan.h | 33 + arch/arm/include/asm/kasan_def.h | 81 + arch/arm/include/asm/memory.h | 67 +- arch/arm/include/asm/pgalloc.h | 8 +- arch/arm/include/asm/pgtable-2level.h | 27 +- arch/arm/include/asm/processor.h | 2 +- arch/arm/include/asm/prom.h | 4 +- arch/arm/include/asm/string.h | 26 + arch/arm/include/asm/thread_info.h | 8 + arch/arm/include/asm/uaccess-asm.h | 2 +- arch/arm/kernel/Makefile | 4 + arch/arm/kernel/atags.h | 4 +- arch/arm/kernel/atags_parse.c | 6 +- arch/arm/kernel/devtree.c | 6 +- arch/arm/kernel/entry-armv.S | 28 +- arch/arm/kernel/entry-common.S | 9 +- arch/arm/kernel/head-common.S | 29 +- arch/arm/kernel/head.S | 214 +-- arch/arm/kernel/hyp-stub.S | 33 +- arch/arm/kernel/iwmmxt.S | 89 +- arch/arm/kernel/iwmmxt.h | 47 + arch/arm/kernel/module.c | 20 +- arch/arm/kernel/phys2virt.S | 238 +++ arch/arm/kernel/setup.c | 25 +- arch/arm/kernel/sleep.S | 19 +- arch/arm/kernel/smp.c | 15 +- arch/arm/kernel/unwind.c | 9 +- arch/arm/lib/memcpy.S | 4 +- arch/arm/lib/memmove.S | 6 +- arch/arm/lib/memset.S | 4 +- arch/arm/mm/Kconfig | 1 + arch/arm/mm/Makefile | 5 + arch/arm/mm/init.c | 1 - arch/arm/mm/kasan_init.c | 291 ++++ arch/arm/mm/mmu.c | 38 +- arch/arm/mm/pgd.c | 16 +- arch/arm/mm/pv-fixup-asm.S | 4 +- arch/arm/vdso/Makefile | 2 + arch/arm/vfp/entry.S | 17 - arch/arm/vfp/vfphw.S | 5 - arch/arm/vfp/vfpmodule.c | 72 +- arch/arm64/Kconfig | 9 +- arch/arm64/Makefile | 7 +- arch/arm64/include/asm/assembler.h | 2 +- arch/arm64/include/asm/cache.h | 3 + arch/arm64/include/asm/esr.h | 1 + arch/arm64/include/asm/kasan.h | 5 +- arch/arm64/include/asm/memory.h | 15 +- arch/arm64/include/asm/mte-def.h | 14 + arch/arm64/include/asm/mte-kasan.h | 67 + arch/arm64/include/asm/mte.h | 22 +- arch/arm64/include/asm/processor.h | 2 +- arch/arm64/include/asm/string.h | 5 +- arch/arm64/include/asm/uaccess.h | 23 + arch/arm64/kernel/asm-offsets.c | 3 + arch/arm64/kernel/cpufeature.c | 3 + arch/arm64/kernel/entry.S | 41 + arch/arm64/kernel/head.S | 2 +- arch/arm64/kernel/hibernate.c | 5 + arch/arm64/kernel/image-vars.h | 2 +- arch/arm64/kernel/kaslr.c | 3 +- arch/arm64/kernel/module.c | 6 +- arch/arm64/kernel/mte.c | 118 +- arch/arm64/kernel/setup.c | 2 +- arch/arm64/kernel/sleep.S | 2 +- arch/arm64/kernel/smp.c | 2 + arch/arm64/lib/mte.S | 16 + arch/arm64/mm/copypage.c | 9 + arch/arm64/mm/fault.c | 59 + arch/arm64/mm/kasan_init.c | 19 +- arch/arm64/mm/mteswap.c | 9 + arch/arm64/mm/proc.S | 23 +- arch/arm64/mm/ptdump.c | 6 +- arch/ia64/scripts/unwcheck.py | 2 +- arch/m68k/68000/Makefile | 9 +- arch/m68k/68000/dragen2.c | 100 ++ arch/m68k/68000/m68328.c | 32 +- arch/m68k/68000/m68328.h | 5 + arch/m68k/68000/m68EZ328.c | 77 - arch/m68k/68000/m68VZ328.c | 189 --- arch/m68k/68000/ucsimm.c | 38 + arch/m68k/Kconfig.cpu | 8 +- arch/m68k/Kconfig.machine | 16 +- arch/m68k/kernel/setup_no.c | 9 + arch/m68k/kernel/vmlinux-nommu.lds | 2 +- arch/powerpc/Kconfig | 1 + arch/powerpc/kernel/dma-iommu.c | 71 +- arch/powerpc/platforms/pseries/iommu.c | 51 +- arch/riscv/Kconfig.socs | 2 +- arch/s390/boot/string.c | 1 + arch/sh/boards/of-generic.c | 2 +- arch/x86/boot/compressed/misc.h | 1 + arch/x86/kernel/acpi/wakeup_64.S | 2 +- arch/x86/kernel/traps.c | 3 +- arch/xtensa/kernel/time.c | 2 +- drivers/acpi/Makefile | 1 + drivers/acpi/acpi_pnp.c | 3 + drivers/acpi/cppc_acpi.c | 141 +- drivers/acpi/processor_perflib.c | 2 +- drivers/acpi/scan.c | 143 +- drivers/acpi/sleep.c | 305 +--- drivers/acpi/sleep.h | 16 + drivers/acpi/x86/s2idle.c | 460 ++++++ drivers/clk/Kconfig | 11 +- drivers/clk/Makefile | 1 + drivers/clk/at91/at91rm9200.c | 21 +- drivers/clk/at91/at91sam9260.c | 26 +- drivers/clk/at91/at91sam9g45.c | 32 +- drivers/clk/at91/at91sam9n12.c | 36 +- drivers/clk/at91/at91sam9rl.c | 23 +- drivers/clk/at91/at91sam9x5.c | 28 +- drivers/clk/at91/clk-master.c | 337 +++- drivers/clk/at91/clk-sam9x60-pll.c | 145 +- drivers/clk/at91/dt-compat.c | 15 +- drivers/clk/at91/pmc.h | 22 +- drivers/clk/at91/sam9x60.c | 51 +- drivers/clk/at91/sama5d2.c | 42 +- drivers/clk/at91/sama5d3.c | 38 +- drivers/clk/at91/sama5d4.c | 40 +- drivers/clk/at91/sama7g5.c | 223 ++- drivers/clk/bcm/clk-bcm2711-dvp.c | 4 +- drivers/clk/clk-axi-clkgen.c | 64 +- drivers/clk/clk-composite.c | 50 + drivers/clk/clk-divider.c | 34 + drivers/clk/clk-fsl-flexspi.c | 106 ++ drivers/clk/clk-fsl-sai.c | 14 +- drivers/clk/clk-pwm.c | 2 +- drivers/clk/clk-qoriq.c | 13 +- drivers/clk/clk-s2mps11.c | 1 + drivers/clk/clk-scpi.c | 2 +- drivers/clk/clk-si5351.c | 13 +- drivers/clk/clk-versaclock5.c | 4 +- drivers/clk/clk.c | 132 +- drivers/clk/imx/clk-gate2.c | 68 +- drivers/clk/imx/clk-imx8mm.c | 2 +- drivers/clk/imx/clk-imx8mn.c | 2 +- drivers/clk/imx/clk-imx8mp.c | 4 +- drivers/clk/imx/clk-imx8mq.c | 2 +- drivers/clk/imx/clk-imx8qxp-lpcg.c | 139 ++ drivers/clk/imx/clk-imx8qxp.c | 136 +- drivers/clk/imx/clk-lpcg-scu.c | 53 +- drivers/clk/imx/clk-pll14xx.c | 2 +- drivers/clk/imx/clk-scu.c | 227 ++- drivers/clk/imx/clk-scu.h | 56 +- drivers/clk/imx/clk.h | 27 +- drivers/clk/ingenic/cgu.c | 14 +- drivers/clk/mediatek/clk-mux.c | 2 +- drivers/clk/mediatek/clk-mux.h | 4 - drivers/clk/meson/Kconfig | 7 +- drivers/clk/meson/axg-aoclk.c | 5 +- drivers/clk/meson/axg.c | 824 +++++++++- drivers/clk/meson/axg.h | 23 +- drivers/clk/meson/g12a-aoclk.c | 5 +- drivers/clk/meson/g12a.c | 181 +- drivers/clk/meson/g12a.h | 3 +- drivers/clk/meson/gxbb-aoclk.c | 5 +- drivers/clk/meson/gxbb.c | 5 +- drivers/clk/meson/meson-aoclk.c | 4 + drivers/clk/meson/meson-eeclk.c | 3 + drivers/clk/mvebu/armada-37xx-xtal.c | 4 +- drivers/clk/qcom/Kconfig | 25 +- drivers/clk/qcom/Makefile | 3 + drivers/clk/qcom/camcc-sc7180.c | 1732 ++++++++++++++++++++ drivers/clk/qcom/clk-alpha-pll.c | 217 ++- drivers/clk/qcom/clk-alpha-pll.h | 4 + drivers/clk/qcom/clk-rpmh.c | 56 + drivers/clk/qcom/dispcc-sm8250.c | 1 + drivers/clk/qcom/gcc-sc7180.c | 5 +- drivers/clk/qcom/gcc-sdx55.c | 1659 +++++++++++++++++++ drivers/clk/qcom/lpass-gfm-sm8250.c | 320 ++++ drivers/clk/qcom/lpasscorecc-sc7180.c | 135 +- drivers/clk/renesas/clk-sh73a0.c | 2 +- drivers/clk/renesas/r8a774a1-cpg-mssr.c | 8 + drivers/clk/renesas/r8a774b1-cpg-mssr.c | 8 + drivers/clk/renesas/r8a774c0-cpg-mssr.c | 9 + drivers/clk/renesas/r8a779a0-cpg-mssr.c | 51 +- drivers/clk/renesas/rcar-gen3-cpg.c | 79 +- drivers/clk/renesas/rcar-gen3-cpg.h | 5 + drivers/clk/renesas/rcar-usb2-clock-sel.c | 2 +- drivers/clk/renesas/renesas-cpg-mssr.c | 3 +- drivers/clk/rockchip/Kconfig | 12 +- drivers/clk/rockchip/clk-rk3188.c | 35 +- drivers/clk/rockchip/clk.c | 3 +- drivers/clk/samsung/Kconfig | 67 +- drivers/clk/samsung/Makefile | 22 +- drivers/clk/samsung/clk-pll.c | 147 +- drivers/clk/sifive/Kconfig | 8 +- drivers/clk/sifive/Makefile | 2 +- drivers/clk/sifive/fu540-prci.c | 599 +------ drivers/clk/sifive/fu540-prci.h | 21 + drivers/clk/sifive/fu740-prci.c | 123 ++ drivers/clk/sifive/fu740-prci.h | 21 + drivers/clk/sifive/sifive-prci.c | 574 +++++++ drivers/clk/sifive/sifive-prci.h | 299 ++++ drivers/clk/sunxi-ng/ccu-sun50i-a64.c | 1 + drivers/clk/sunxi-ng/ccu-sun8i-h3.c | 1 + drivers/clk/tegra/clk-bpmp.c | 6 +- drivers/clk/tegra/clk-dfll.c | 4 +- drivers/clk/tegra/clk-id.h | 1 + drivers/clk/tegra/clk-tegra-periph.c | 2 +- drivers/clk/ti/clk-54xx.c | 12 +- drivers/clk/ti/fapll.c | 11 +- drivers/cpufreq/cppc_cpufreq.c | 204 ++- drivers/cpufreq/cpufreq.c | 40 + drivers/cpufreq/intel_pstate.c | 86 +- drivers/hwmon/k10temp.c | 98 -- drivers/md/Kconfig | 22 +- drivers/md/Makefile | 20 +- drivers/md/dm-cache-target.c | 7 +- drivers/md/dm-crypt.c | 13 +- drivers/md/dm-ebs-target.c | 2 +- drivers/md/dm-ioctl.c | 1 + ...vice-time.c => dm-ps-historical-service-time.c} | 0 drivers/md/dm-ps-io-affinity.c | 272 +++ .../md/{dm-queue-length.c => dm-ps-queue-length.c} | 0 .../md/{dm-round-robin.c => dm-ps-round-robin.c} | 0 .../md/{dm-service-time.c => dm-ps-service-time.c} | 0 drivers/md/dm-stripe.c | 2 +- drivers/md/dm-switch.c | 1 + drivers/md/dm-unstripe.c | 1 + drivers/md/dm-verity-target.c | 12 +- drivers/md/dm-verity-verify-sig.c | 9 +- drivers/md/dm-zero.c | 1 + drivers/md/dm.c | 2 +- fs/9p/fid.c | 65 +- fs/9p/fid.h | 11 +- fs/9p/vfs_dentry.c | 2 + fs/9p/vfs_dir.c | 6 +- fs/9p/vfs_file.c | 7 +- fs/9p/vfs_inode.c | 47 +- fs/9p/vfs_inode_dotl.c | 35 +- fs/9p/vfs_super.c | 1 + fs/9p/xattr.c | 16 +- fs/configfs/dir.c | 1 + fs/exfat/nls.c | 6 +- include/acpi/cppc_acpi.h | 6 +- include/dt-bindings/clock/at91.h | 11 + include/dt-bindings/clock/fsl,qoriq-clockgen.h | 15 + include/dt-bindings/clock/g12a-clkc.h | 2 + include/dt-bindings/clock/k210-clk.h | 56 +- include/dt-bindings/clock/qcom,camcc-sc7180.h | 121 ++ include/dt-bindings/clock/qcom,gcc-sdx55.h | 117 ++ include/dt-bindings/clock/qcom,rpmh.h | 10 + .../dt-bindings/clock/qcom,sm8250-lpass-aoncc.h | 11 + .../dt-bindings/clock/qcom,sm8250-lpass-audiocc.h | 13 + include/dt-bindings/clock/sifive-fu740-prci.h | 23 + include/linux/clk-provider.h | 39 + include/linux/clk.h | 20 +- include/linux/clk/samsung.h | 4 +- include/linux/cpufreq.h | 14 + include/linux/dma-map-ops.h | 14 + include/linux/kasan-checks.h | 2 +- include/linux/kasan.h | 359 ++-- include/linux/mm.h | 24 +- include/linux/moduleloader.h | 3 +- include/linux/page-flags-layout.h | 2 +- include/linux/sched.h | 2 +- include/linux/sched/cpufreq.h | 5 + include/linux/string.h | 2 +- include/net/9p/client.h | 7 + include/trace/events/clk.h | 44 + init/init_task.c | 2 +- kernel/dma/Kconfig | 13 + kernel/dma/Makefile | 1 + kernel/dma/contiguous.c | 2 +- kernel/dma/map_benchmark.c | 361 ++++ kernel/dma/mapping.c | 12 +- kernel/dma/pool.c | 3 - kernel/fork.c | 4 +- kernel/sched/cpufreq_schedutil.c | 106 +- lib/Kconfig.kasan | 65 +- lib/test_kasan.c | 2 +- lib/test_kasan_module.c | 2 +- mm/kasan/Makefile | 25 +- mm/kasan/common.c | 822 +++------- mm/kasan/generic.c | 72 +- mm/kasan/generic_report.c | 165 -- mm/kasan/hw_tags.c | 204 +++ mm/kasan/init.c | 17 +- mm/kasan/kasan.h | 173 +- mm/kasan/quarantine.c | 31 +- mm/kasan/report.c | 317 +--- mm/kasan/report_generic.c | 327 ++++ mm/kasan/report_hw_tags.c | 42 + mm/kasan/{tags_report.c => report_sw_tags.c} | 29 +- mm/kasan/{common.c => shadow.c} | 557 +------ mm/kasan/{tags.c => sw_tags.c} | 39 +- mm/mempool.c | 4 +- mm/page_alloc.c | 9 +- mm/page_poison.c | 2 +- mm/ptdump.c | 13 +- mm/slab_common.c | 5 +- mm/slub.c | 29 +- net/9p/client.c | 14 +- scripts/Makefile.extrawarn | 1 - scripts/Makefile.lib | 2 + scripts/bloat-o-meter | 2 +- scripts/config | 2 +- scripts/diffconfig | 2 +- scripts/genksyms/keywords.c | 3 + scripts/genksyms/lex.l | 27 +- scripts/genksyms/parse.y | 7 + scripts/get_abi.pl | 2 +- scripts/kconfig/conf.c | 1 - scripts/kconfig/confdata.c | 1 + scripts/kconfig/lexer.l | 1 - scripts/kconfig/lkc.h | 4 + scripts/kconfig/preprocess.c | 2 +- scripts/kconfig/qconf-cfg.sh | 14 +- scripts/kconfig/qconf.cc | 145 +- scripts/kconfig/symbol.c | 2 +- scripts/mod/modpost.c | 73 +- scripts/mod/modpost.h | 15 +- scripts/show_delta | 2 +- scripts/sphinx-pre-install | 2 +- scripts/split-man.pl | 2 +- scripts/tracing/draw_functrace.py | 2 +- tools/perf/python/tracepoint.py | 2 +- tools/perf/python/twatch.py | 2 +- .../x86/intel_pstate_tracer/intel_pstate_tracer.py | 2 +- tools/testing/ktest/compare-ktest-sample.pl | 2 +- tools/testing/kunit/kunit.py | 2 +- tools/testing/kunit/kunit_tool_test.py | 2 +- tools/testing/selftests/arm64/mte/Makefile | 2 +- .../selftests/arm64/mte/check_gcr_el1_cswitch.c | 154 ++ tools/testing/selftests/bpf/test_offload.py | 2 +- tools/testing/selftests/dma/Makefile | 6 + tools/testing/selftests/dma/config | 1 + tools/testing/selftests/dma/dma_map_benchmark.c | 123 ++ .../net/mlxsw/sharedbuffer_configuration.py | 2 +- tools/testing/selftests/kselftest/prefix.pl | 2 +- tools/testing/selftests/net/devlink_port_split.py | 2 +- tools/testing/selftests/tc-testing/tdc_batch.py | 2 +- .../testing/selftests/tc-testing/tdc_multibatch.py | 2 +- 373 files changed, 15725 insertions(+), 5249 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/adi,axi-clkgen.yaml delete mode 100644 Documentation/devicetree/bindings/clock/axi-clkgen.txt create mode 100644 Documentation/devicetree/bindings/clock/canaan,k210-clk.yaml create mode 100644 Documentation/devicetree/bindings/clock/fsl,flexspi-clock.yaml create mode 100644 Documentation/devicetree/bindings/clock/qcom,aoncc-sm8250.yaml create mode 100644 Documentation/devicetree/bindings/clock/qcom,audiocc-sm8250.yaml create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-sdx55.yaml create mode 100644 Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml delete mode 100644 Documentation/devicetree/bindings/clock/renesas,rcar-usb2-clock [...] create mode 100644 Documentation/devicetree/bindings/clock/renesas,rcar-usb2-clock [...] create mode 100644 Documentation/devicetree/bindings/clock/sifive/fu740-prci.yaml create mode 100644 arch/arm/include/asm/kasan.h create mode 100644 arch/arm/include/asm/kasan_def.h create mode 100644 arch/arm/kernel/iwmmxt.h create mode 100644 arch/arm/kernel/phys2virt.S create mode 100644 arch/arm/mm/kasan_init.c create mode 100644 arch/arm64/include/asm/mte-def.h create mode 100644 arch/arm64/include/asm/mte-kasan.h create mode 100644 arch/m68k/68000/dragen2.c create mode 100644 arch/m68k/68000/m68328.h delete mode 100644 arch/m68k/68000/m68EZ328.c delete mode 100644 arch/m68k/68000/m68VZ328.c create mode 100644 arch/m68k/68000/ucsimm.c create mode 100644 drivers/acpi/x86/s2idle.c create mode 100644 drivers/clk/clk-fsl-flexspi.c create mode 100644 drivers/clk/qcom/camcc-sc7180.c create mode 100644 drivers/clk/qcom/gcc-sdx55.c create mode 100644 drivers/clk/qcom/lpass-gfm-sm8250.c create mode 100644 drivers/clk/sifive/fu540-prci.h create mode 100644 drivers/clk/sifive/fu740-prci.c create mode 100644 drivers/clk/sifive/fu740-prci.h create mode 100644 drivers/clk/sifive/sifive-prci.c create mode 100644 drivers/clk/sifive/sifive-prci.h rename drivers/md/{dm-historical-service-time.c => dm-ps-historical-service-time.c [...] create mode 100644 drivers/md/dm-ps-io-affinity.c rename drivers/md/{dm-queue-length.c => dm-ps-queue-length.c} (100%) rename drivers/md/{dm-round-robin.c => dm-ps-round-robin.c} (100%) rename drivers/md/{dm-service-time.c => dm-ps-service-time.c} (100%) create mode 100644 include/dt-bindings/clock/fsl,qoriq-clockgen.h create mode 100644 include/dt-bindings/clock/qcom,camcc-sc7180.h create mode 100644 include/dt-bindings/clock/qcom,gcc-sdx55.h create mode 100644 include/dt-bindings/clock/qcom,sm8250-lpass-aoncc.h create mode 100644 include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h create mode 100644 include/dt-bindings/clock/sifive-fu740-prci.h create mode 100644 kernel/dma/map_benchmark.c delete mode 100644 mm/kasan/generic_report.c create mode 100644 mm/kasan/hw_tags.c create mode 100644 mm/kasan/report_generic.c create mode 100644 mm/kasan/report_hw_tags.c rename mm/kasan/{tags_report.c => report_sw_tags.c} (78%) copy mm/kasan/{common.c => shadow.c} (50%) rename mm/kasan/{tags.c => sw_tags.c} (88%) create mode 100644 tools/testing/selftests/arm64/mte/check_gcr_el1_cswitch.c create mode 100644 tools/testing/selftests/dma/Makefile create mode 100644 tools/testing/selftests/dma/config create mode 100644 tools/testing/selftests/dma/dma_map_benchmark.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (805d59593f5 -> 581d13f8aeb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/llvm-project. from 805d59593f5 [Analysis, CodeGen, IR] Use contains (NFC) adds 195f44278c4 [ARM] Implement harden-sls-retbr for ARM mode adds c061cb521b9 [gn build] Port 195f44278c4 adds 320fd3314e3 [ARM] Implement harden-sls-retbr for Thumb mode adds a4c1f5160e6 [ARM] Harden indirect calls against SLS adds df8ed392837 [ARM] harden-sls-blr: avoid r12 and lr in indirect calls. adds 9c895aea118 [ARM] Add clang command line support for -mharden-sls= adds 9cf3b1b6665 [RISCV] Define vlxe/vsxe/vsuxe intrinsics. adds 5740f96d8ee [NFC][libc++] Fixes swapped comments. adds 1e785e92624 apply update_test_checks.py to a few files in llvm/test/Tra [...] adds 56edfcada90 [Target, Transforms] Use contains (NFC) adds a6516a820d3 [Analysis] Remove dead function getInstTypePair (NFC) adds f47b07315a3 [X86] Teach assembler to accept vmsave/vmload/vmrun/invlpga [...] adds c52bcf3a9b2 [IRSim][IROutliner] Limit to extracting regions that only r [...] adds b43b77ff9b8 [NFCI][SimlifyCFG] simplifyOnce(): also perform DomTree validation adds 4be8707e645 [SimplifyCFG] Teach FoldTwoEntryPHINode() to preserve DomTree adds 76e74d93950 [SimplifyCFG] Teach removeEmptyCleanup() to preserve DomTree adds c209b88dd43 [SimplifyCFG] Teach simplifyCommonResume() to preserve DomTree adds b7d00e29b77 [SimplifyCFG] Teach simplifySingleResume() to preserve DomTree adds 83659c70767 [SimplifyCFG] simplifySingleResume(): FoldReturnIntoUncondB [...] adds 4d87a6ad13c [NFCI][SimplifyCFG] SimplifyCondBranchToTwoReturns(): pull [...] adds b94520c9ee2 [SimplifyCFG] Teach SimplifyCondBranchToTwoReturns() to pre [...] adds 6a1617d67cc [SimplifyCFG] Teach SimplifyCondBranchToTwoReturns() to pre [...] adds 262ff9c23e7 [SimplifyCFG] Teach TryToMergeLandingPad() to preserve DomTree adds c043f5055e8 [SimplifyCFG] Teach FoldBranchToCommonDest() to preserve Do [...] adds 99930719c66 Handle overflow beyond the 127 common encodings limit adds 0cbceed27c4 [TableGen][ARM][X86] Detect combining IntrReadMem and IntrW [...] adds 5cdc4f57e50 [IROutliner] Deduplicating functions that only require inputs. adds b8a2b6af374 Revert "[IROutliner] Deduplicating functions that only requ [...] adds 7c6f28a438b [IROutliner] Deduplicating functions that only require inputs. adds 0985a8bfea4 Fix left shift overflow UB in PPC backend on LLP64 platforms adds c1d6de41a9d [mlir][CAPI] Add the missing <stdbool.h> in Support.h adds 37974b493a4 [lldb/test] Enable reverse-connect on windows too adds 62c94f06781 [RISCV] Define vector vfmul/vfdiv/vfrdiv intrinsics. adds bd576ac8d4b [RISCV] Define vector vfsgnj/vfsgnjn/vfsgnjx intrinsics. adds f86e61d8862 [RISCV] Define vector vfwadd/vfwsub intrinsics. adds 41ab45d6624 [RISCV] Define vector vfwmul intrinsics. adds 99562332e3d [lldb] [test] Update test status for NetBSD adds 35f2c3a8b41 [clang-tidy] cppcoreguidelines-pro-type-member-init: suppre [...] adds 7e84aa1b81e Fix MSVC "not all control paths return a value" warnings. NFCI. adds d86a00d8feb [RISCV] Define vslideup/vslidedown intrinsics adds 6fa1230594e [MemLoc] Fix debug print for LocationSize adds 3285ee143b7 [Analysis, IR, CodeGen] Use llvm::erase_if (NFC) adds 5d24935f220 [PGO] Remove dead member variable InstrumentFuncEntry (NFC) adds 43327ba98da [Object] Fix LFFile<ELFT>::getEntry on sizeof(size_t)==4 platforms adds e2863357de7 [lld-macho][nfc] Use split-file in order file test adds 5f9896d3b23 [lld-macho] Support Obj-C symbols in order files adds 64e47572002 [lld-macho] Have order files support filtering by archive m [...] adds bfa95b4ac79 [BasicAA] Add test for byval argument (NFC) adds f47bac5dd20 [ARM] Extra vecreduce tests with smaller than legal types. NFC adds 47dbee6790c Make NPM OptBisectInstrumentation use global singleton OptBisect adds 01d1de81963 [MC] Reject byte alignment if larger than or equal to 2**32 adds 36b0dd8f678 [OpenMP] Fixed the issue that CMake variables for OpenMP we [...] adds 1a883484afe [test] Fix reg-usage.ll under NPM adds 4dce7c2e209 [MachineLICM] delete dead flag if the duplicated def outsid [...] adds 564066524ad [PowerPC] add has side effect for SAT bit clobber intrinsic [...] adds db1616c7684 [test] Fix new-pass-manager-opt-bisect.c adds 966f1431de0 [Target] Use llvm::erase_if (NFC) adds 9e4b682baf2 [RISCV][NFC] Add tests for multiplication with constant adds 72e75ca343c [MC][ELF] Allow STT_SECTION referencing SHF_MERGE on REL targets adds 791fe7ac57a [lld-macho] Fix memcpy ub after D93267 adds f314bcffa3c [llvm-reduce][test] Make remove-alias.ll CHECK patterns mor [...] adds 553d4d08d2b [MC] Report locations for .symver errors adds e4c360a897f [MC][ELF] Drop MCSymbol::isExternal call sites adds 29eb3dcfe62 [PowerPC] Materialize i64 constants by enumerated patterns. adds 7b9890e17e9 [MC][ELF] Remove unneeded MCSymbol::setExternal calls adds 26d378b801f [PowerPC][NFC] Added assertion of shift exponent is too lar [...] adds e0963ae274b [AsmParser] make .ascii support spaces as separators adds 3183add5343 [RISCV] Define the remaining vector fixed-point arithmetic [...] adds e2303a448e2 [FastRA] Fix handling of bundled MIs adds 8ffda237a66 MCContext::reportError: don't call report_fatal_error adds 1635dea266c [AsmPrinter] Replace a reachable report_fatal_error with MC [...] adds f6c7ebe76ac [MLIR][SPIRVToLLVM] Updated documentation on entry points a [...] adds 3bf7d47a977 [NFC][InstructionCost] Remove isValid() asserts in SLPVecto [...] adds 27b7d646886 [clang][cli] Streamline MarshallingInfoFlag description adds 70410a26494 [clang][cli] Let denormalizer decide how to render the opti [...] adds 5a85526728c [clang] Use enum for LangOptions::SYCLVersion instead of unsigned adds 93da221eaf7 [VP][NFC] ISD::VP_Sub -> ISD::VP_SUB adds cd608dc8d3e [VPlan] Use VPDef for VPInterleaveRecipe. adds d99e4a4840d [VE] Support RETURNADDR adds 5e273b845bc [VE] Support STACKSAVE and STACKRESTORE adds d6abd7317a2 [flang][driver] Make the names of files created in unit tes [...] adds 06b83fd6c75 [TableGen] NFC: Switch to range-based for loops in OptParse [...] adds 164bcbd40e6 [TableGen] NFC: Rename variables in OptParserEmitter adds a3a896d1cdc [VE] Optimize LEA combinations adds b2ba6867eac Refactoring the attribute plugin example to fit the new API adds 6f45049fb6e [Statepoints] Disable VReg lowering for values used on exce [...] adds f2508923737 [VPlan] Make VPRecipeBase inherit from VPDef. adds 8c2ad9e85f6 [VE] Correct VMP allocation in calling conv adds d6118759f30 [InstSimplify] add tests for inverted logic operands; NFC adds 38ca7face67 [InstSimplify] reduce logic with inverted add/sub ops adds 3a675c777dd [TableGen] Add the !substr() bang operator adds 88c5b500606 [AggressiveInstCombine] Generalize foldGuardedRotateToFunne [...] adds d56982b6f5f Remove unused variables. adds 554eb1f6dc4 Revert "[TableGen] Add the !substr() bang operator" adds e25afcfa51a [ELF][PPC64] Detect missing R_PPC64_TLSGD/R_PPC64_TLSLD and [...] adds fb3c1b3de5c [ELF] Reject local-exec TLS relocations for -shared adds 9a93f95fce9 [clang] Fix expected errors in plugin attribute example adds 26c8f9081b6 [mlir[[vector] Extend Transfer read/write ops to support te [...] adds a323682dcbf [AMDGPU][MC][NFC] Lit tests cleanup adds 8ab5770a17f [AMDGPU][MC][NFC] Parser refactoring adds f4f49d9d0d6 [AMDGPU][MC][NFC] Fix for sanitizer error in 8ab5770 adds bb8d20d9f3b [cuda][hip] Fix typoes in header wrappers. adds dfa40840e0e scudo: Remove ANDROID_EXPERIMENTAL_MTE macro. adds 43def795aac Update references to 'master' branch. adds 82bd64fff63 [AA] byval argument is identified function local adds 3fa2d37eb3f [clangd][NFC] Improve clangd status messages adds 3f3ab03ab7b [lldb] Remove anonymous namespace from NativeRegisterContex [...] adds a817594de92 [lld-macho][nfc] Clean up tests adds 0f8224c2104 [lld-macho][nfc] Remove %T from headerpad.s adds 8f933a4e931 [openacc] Use TableGen enum for default clause value adds b7ae1d3d2b1 [mlir][Linalg] Revisit the Linalg on tensors abstraction adds bd2e83333ec [lldb] [Process/FreeBSDRemote] Remove anonymous namespace adds 9d2529a38b3 [MLIR][Docs] Fix a small typo in documentation. adds 7c7b55b9851 [mlir][vector] Extend vector unroll to all element-wise ops adds ffba47df764 Revert "[AMDGPU][HIP] Switch default DWARF version to 5" adds 76f4f42ebaf [NewPM] Add TargetMachine method to add alias analyses adds d33abc337c7 Migrate MCContext::createTempSymbol call sites to AlwaysAdd [...] adds d9a0c40bce5 [MC] Split MCContext::createTempSymbol, default AlwaysAddSu [...] adds 9a8cab8bacc [mlir][sparse] adjust output tensor to synthetic tensor adds ed73a78924a [RISCV] Define the vand, vor and vxor RVV intrinsics adds 0935b0c8695 [NFC] Remove unused function adds be961374611 [MLIR][SPIRVToLLVM] Updated documentation on spirv-cpu-runner adds 4ad0cfd4de4 llvm-profgen: Parse command line arguments after initializi [...] adds 7f40bb3b044 HowToReleaseLLVM: Update document to match the current rele [...] adds 6bbb04a732c [Driver] Default Generic_GCC ppc/ppc64/ppc64le to -fasynchr [...] adds c60a58f8d43 [InstCombine] Add check of i1 types in select-to-zext/sext [...] adds 83274a0773f [mlir] Add SmallVector sizes adds 704981b4373 [RISCV] Update vmv.v.v-rv32.ll and vmv.v.v-rv64.ll to test [...] adds e18734f87a6 [RISCV] Use more precise type constraints for the vmv.v.v a [...] adds d7a6f3a1056 [LoopNest] Extend `LPMUpdater` and adaptor to handle loop-n [...] adds 8c85aae6c5b [MC][test] Reorganize .cfi_* tests adds 6e2af4d6046 Revert "[mlir] Add SmallVector sizes" adds b15ba2cf6fd [RISCV] Add intrinsics for vmacc/vnmsac/vmadd/vnmsub instructions adds 13f439a1872 [lld/mac] Implement support for private extern symbols adds dbb01536f6f scan-view: Remove Reporter.py and associated AppleScript files adds ec17c4f0755 [CSKY 3/n] Add bare-bones C-SKY MCTargetDesc adds e8ade4569b7 [LegalizeType] When LegalizeType procedure widens a masked_ [...] adds 7a2c8be641d [RISCV] Define vleff intrinsics. adds 9a8ef927df3 [RISCV] Define vector compare intrinsics. adds 442aac5da68 [Flang][openmp][1/5] Make Allocate clause part of OmpClause adds f72c384b5ba [Flang][openmp][2/5] Make Default clause part of OmpClause adds b8c37153d53 [clangd] Trim memory periodically when using glibc malloc adds 34958d11c34 [Flang][openmp][3/5] Make ProcBind clause part of OmpClause adds a56280094e0 [LV] Avoid needless fold tail adds e282ae57da2 [Flang][openmp][4/5] Make nowait clause part of OmpClause adds 2f5569f6f67 [mlir] remove deprecated string-based OpBuilder from ODS adds 1a6f43991ff [Flang][openmp][5/5] Make dist_schedule clause part of OmpClause adds a6783cd7b65 [llvm][ARM/AArch64] Convert Target Parser CPU tests to fixtures adds 0a8a2453fb8 [lldb/test] Add GdbRemoteTestCaseFactory to avoid duplicati [...] adds 8d75d902a95 [DebugInfo] Don't use DW_OP_implicit_value for fragments adds 9a6de74d5a9 [MachineLICM] Add llvm debug messages to SinkIntoLoop. NFC. adds c0c0ae16c33 [VPlan] Make VPInstruction a VPDef adds 6fcb0399564 Fold comparison of __builtin_object_size expression with -1 [...] adds 4d59c8fdb95 -fstack-clash-protection: Return an actual error when used [...] adds 781a816d4ca [llvm][Arm/AArch64] Format extension flags in CPU test failures adds 4b3633cf2cb [clangd] Reuse buffer for JSONTransport::sendMessage adds 853770f2413 [gn build] (manually) port b8c37153d5393 adds ba1202a1e4f [PowerPC] Restore stack ptr from base ptr when available adds 00065d5cbd0 Revert "-fstack-clash-protection: Return an actual error wh [...] adds 0f81598cc1f [libc++] Add a 'is-lockfree-runtime-function' lit feature adds 6277bd75dc7 [compiler-rt] Fix atomic_test.c on macOS adds 3b879fc9730 [ASTMatchers] Traverse-ignore range-for implementation details adds b9b62c28677 [AArch64] Add a test for MachineLICM SinkIntoLoop. NFC. adds c4fc8a21d1d [clang-format] NFC keep the code clang-formatted adds 44e74c75e61 [flang][driver] Refactor unit tests for frontend actions (nfc) adds 63a24816f56 [clang][cli] Implement `getAllArgValues` marshalling adds 31b67d2debd [flang][driver] Fix formatting in a test (nfc) adds bef9eb84b2f [clang] NFC: Refactor custom class into a lambda in Compile [...] adds 5b37f0d9708 [MCInstrDesc] [TableGen] Reduce size of MCOperandInfo instances. adds ef4dbb2b7a8 [LV] Use ScalarEvolution::getURemExpr to reduce duplication. adds 28b00ba7311 [openacc][openmp][NFC] Fix typo in comments adds 0586f048d79 [RISCV] Basic jump table lowering adds 3e07b0b9d33 [MLIR] Fix lowering of affine operations with return values adds 0955d8df063 [mlir] Add gpu.memcpy op. adds 8eec7294fea [SVE] Lower vector BITREVERSE and BSWAP operations. adds 9a7895dc208 [Flang][openmp][5.0] Add task_reduction clause. adds 8a58f21f5b6 [PowerPC][Power10] Exploit store rightmost vector element i [...] adds 5c1c8443eb7 [lldb] Abstract scoped timer logic behind LLDB_SCOPED_TIMER (NFC) adds be85b3e4324 Fix some misnamed variables in sve-fixed-length-int-minmax.ll. adds 5d10b8ad595 [ADT] Add resize_for_overwrite method to SmallVector. adds f106b281be2 [tests] precommit a test mentioned in review for D93317 adds ac90bbc9cb8 [LoopDeletion] Add test case where outer loop needs to be deleted. adds f5071489ea8 [ADT] Fix some tests after 5d10b8ad adds e17a00fc87b [lldb] Add SBType::IsScopedEnumerationType method adds 1432ae57bf6 [lldb] Add SBType::GetEnumerationIntegerType method adds 612ddc3117c [OpenMP][Docs] Updated the faq about building an OpenMP off [...] adds 85d4a4bcc71 Revert "Fix memory leak complicated non-type template arguments." adds ab7a60eb410 Revert "Fix MSVC "not all control paths return a value" war [...] adds 20802323339 Revert "[c++20] P1907R1: Support for generalized non-type t [...] adds af0dbaaa38f Revert "Following up on PR48517, fix handling of template a [...] adds 34e72a14611 Revert "DR2064: decltype(E) is only a dependent type if E i [...] adds 1aa10ab2e1d Revert "[Flang][openmp][5.0] Add task_reduction clause." adds b2e734d5f46 Revert "[clangd] zap a few warnings" adds 6283d2aa519 Revert "[LLDB] Unbreak the build after recent clang changes" adds a5311d731e1 [clang-tidy] Handle template instantiations in container si [...] adds ae8f4b2178c [AMDGPU] Folding of FI operand with flat scratch adds 333108e8bef Add a llvm.coro.end.async intrinsic adds 9cb748724ef [OpenMP][Docs] Add FAQ entry about math and complex on GPUs adds 1eb082c2ea4 [OpenMP][Docs] Fixed a typo in the doc that can mislead use [...] adds 7b0f9dd79a3 [OpenMP][Docs] Fix Typo adds 53deef9e0b8 [RISCV] Remove unneeded !eq comparing a single bit value to [...] adds 7ec7788ac17 Try to fix build on Windows adds 57ffbe020af glld/mac] Don't add names of unreferenced symbols to string table adds 0d15d4b6f43 [SLP] use operand index abstraction for number of operands adds f6929c01952 [SLP] add reduction tests for maxnum/minnum intrinsics; NFC adds 3dbe471a260 [clangd] Use atomics instead of locks to track periodic mem [...] adds df6cbd37f57 [mlir] Lower gpu.memcpy to GPU runtime calls. adds f7a26127f21 [clangd] Release notes for b8c37153d5393aad96 adds a781a706b96 [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats adds 8de43b926f0 [mlir] Remove instance methods from LLVMType adds 1c19804ebf4 [OpenMP] Add OpenMP Documentation for Libomptarget environm [...] adds 75a3f326c3d [IR] Add an ImplicitLocOpBuilder helper class for building [...] adds 6dfe5801e01 scudo: Move the configuration for the primary allocator to [...] adds ca4bf58e4ee [AMDGPU] Support unaligned flat scratch in TLI adds d15119a02d9 [AMDGPU][GlobalISel] GlobalISel for flat scratch adds e6b3db6309f scudo: Replace the Cache argument on MapAllocator with a Co [...] adds faac1c02c80 scudo: Move the management of the UseMemoryTagging bit out [...] adds 22cf54a7fba Replace `T(x)` with `reinterpret_cast<T>(x)` everywhere it [...] adds 5bec0828347 VirtRegMap: Use Register adds 29ed846d671 AMDGPU: Fix assert when checking for implicit operand legality adds c8874464b5f [RISCV] Add intrinsics for vslide1up/down, vfslide1up/down [...] adds 42687839980 [RISCV] Add intrinsics for vwmacc[u|su|us] instructions adds ad0a7ad950f [RISCV] Add intrinsics for vf[n]macc/vf[n]msac/vf[n]madd/vf [...] adds bac54639c7b AMDGPU: Add spilled CSR SGPRs to entry block live ins adds 8bf9cdeaee4 AMDGPU: Use Register adds 77fb45e59e4 [lld/mac] Add --version flag adds 581d13f8aeb GlobalISel: Return APInt from getConstantVRegVal No new revisions were added by this update. Summary of changes: .../cppcoreguidelines/ProTypeMemberInitCheck.cpp | 4 + .../readability/ContainerSizeEmptyCheck.cpp | 183 +- clang-tools-extra/clangd/CMakeLists.txt | 3 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 31 +- clang-tools-extra/clangd/ClangdLSPServer.h | 12 +- clang-tools-extra/clangd/ClangdServer.cpp | 8 +- clang-tools-extra/clangd/DumpAST.cpp | 1 - clang-tools-extra/clangd/Features.inc.in | 1 + clang-tools-extra/clangd/FindTarget.cpp | 1 - clang-tools-extra/clangd/JSONTransport.cpp | 11 +- clang-tools-extra/clangd/TUScheduler.cpp | 2 +- clang-tools-extra/clangd/index/remote/Client.cpp | 3 +- clang-tools-extra/clangd/support/Threading.cpp | 12 + clang-tools-extra/clangd/support/Threading.h | 29 + clang-tools-extra/clangd/tool/ClangdMain.cpp | 28 + .../clangd/unittests/support/ThreadingTests.cpp | 21 + clang-tools-extra/docs/ReleaseNotes.rst | 12 +- .../cppcoreguidelines-pro-type-member-init.cpp | 16 + .../checkers/readability-container-size-empty.cpp | 218 +- clang/docs/ReleaseNotes.rst | 4 + clang/examples/Attribute/Attribute.cpp | 49 +- clang/include/clang/AST/ASTContext.h | 4 +- clang/include/clang/AST/DependenceFlags.h | 6 - clang/include/clang/AST/Expr.h | 14 +- clang/include/clang/AST/PropertiesBase.td | 12 - clang/include/clang/AST/RecursiveASTVisitor.h | 5 +- clang/include/clang/AST/TemplateArgumentVisitor.h | 2 - clang/include/clang/AST/TemplateBase.h | 53 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 + clang/include/clang/Basic/LangOptions.def | 2 +- clang/include/clang/Basic/LangOptions.h | 5 + clang/include/clang/Driver/Options.td | 47 +- clang/include/clang/Sema/Sema.h | 7 +- .../include/clang/Serialization/ASTRecordWriter.h | 1 - clang/lib/AST/ASTContext.cpp | 13 +- clang/lib/AST/ASTImporter.cpp | 11 - clang/lib/AST/ASTStructuralEquivalence.cpp | 4 - clang/lib/AST/ComputeDependence.cpp | 13 +- clang/lib/AST/Decl.cpp | 4 - clang/lib/AST/Expr.cpp | 35 +- clang/lib/AST/ExprCXX.cpp | 11 +- clang/lib/AST/ExprConstant.cpp | 101 +- clang/lib/AST/ItaniumMangle.cpp | 48 +- clang/lib/AST/MicrosoftMangle.cpp | 11 - clang/lib/AST/ODRHash.cpp | 2 - clang/lib/AST/StmtProfile.cpp | 6 - clang/lib/AST/TemplateBase.cpp | 127 +- clang/lib/AST/Type.cpp | 20 +- clang/lib/AST/TypeLoc.cpp | 1 - clang/lib/ASTMatchers/ASTMatchFinder.cpp | 16 + clang/lib/CodeGen/CGCall.h | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 8 - clang/lib/CodeGen/CGExprConstant.cpp | 10 +- clang/lib/Driver/ToolChains/AMDGPU.h | 2 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 45 + clang/lib/Driver/ToolChains/Arch/ARM.h | 1 + clang/lib/Driver/ToolChains/Gnu.cpp | 3 + clang/lib/Driver/ToolChains/HIP.h | 2 +- clang/lib/Format/TokenAnnotator.cpp | 6 +- clang/lib/Frontend/CompilerInvocation.cpp | 141 +- clang/lib/Frontend/InitPreprocessor.cpp | 2 +- clang/lib/Headers/cuda_wrappers/algorithm | 2 +- clang/lib/Headers/cuda_wrappers/new | 2 +- clang/lib/Index/USRGeneration.cpp | 4 - clang/lib/Sema/SemaLookup.cpp | 1 - clang/lib/Sema/SemaOverload.cpp | 19 +- clang/lib/Sema/SemaTemplate.cpp | 230 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 94 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 16 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 2 - clang/lib/Sema/TreeTransform.h | 12 +- clang/lib/Serialization/ASTReader.cpp | 1 - clang/lib/Serialization/ASTWriter.cpp | 1 - clang/test/CXX/drs/dr20xx.cpp | 12 - clang/test/CodeGen/new-pass-manager-opt-bisect.c | 12 + clang/test/CodeGenCXX/mangle-ms-templates.cpp | 10 - clang/test/CodeGenCXX/mangle-template.cpp | 40 +- clang/test/CodeGenCXX/template-arguments.cpp | 81 - clang/test/Driver/aarch64-sls-hardening-options.c | 45 - clang/test/Driver/amdgpu-toolchain.c | 2 +- clang/test/Driver/hip-toolchain-dwarf.hip | 2 +- clang/test/Driver/ppc-features.cpp | 12 +- clang/test/Driver/sls-hardening-options.c | 97 + clang/test/Frontend/plugin-attribute.cpp | 39 +- .../OpenMP/distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- .../distribute_simd_dist_schedule_messages.cpp | 2 +- .../target_parallel_for_simd_collapse_messages.cpp | 2 +- .../target_parallel_for_simd_ordered_messages.cpp | 2 +- .../test/OpenMP/target_simd_collapse_messages.cpp | 2 +- ...get_teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/OpenMP/target_update_from_messages.cpp | 2 +- clang/test/OpenMP/target_update_to_messages.cpp | 2 +- clang/test/OpenMP/task_messages.cpp | 4 +- .../teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/Sema/invalid-bitwidth-expr.mm | 1 - .../SemaCXX/invalid-template-base-specifier.cpp | 4 +- clang/test/SemaCXX/warn-unused-lambda-capture.cpp | 2 +- clang/test/SemaTemplate/dependent-expr.cpp | 7 +- ...ontype_cxx17.cpp => temp_arg_nontype_cxx1z.cpp} | 50 +- clang/test/SemaTemplate/temp_arg_nontype_cxx20.cpp | 80 +- .../test/SemaTemplate/temp_arg_template_cxx1z.cpp | 8 +- clang/tools/libclang/CIndex.cpp | 5 - clang/tools/libclang/CXCursor.cpp | 3 - clang/tools/scan-view/CMakeLists.txt | 3 - clang/tools/scan-view/share/FileRadar.scpt | Bin 18418 -> 0 bytes clang/tools/scan-view/share/GetRadarVersion.scpt | 0 clang/tools/scan-view/share/Reporter.py | 251 - .../ASTMatchers/ASTMatchersTraversalTest.cpp | 25 + .../unittests/Frontend/CompilerInvocationTest.cpp | 84 +- clang/www/cxx_dr_status.html | 2 +- .../lib/scudo/standalone/allocator_config.h | 51 +- compiler-rt/lib/scudo/standalone/combined.h | 32 +- compiler-rt/lib/scudo/standalone/linux.cpp | 9 +- compiler-rt/lib/scudo/standalone/memtag.h | 34 +- compiler-rt/lib/scudo/standalone/options.h | 6 + compiler-rt/lib/scudo/standalone/primary32.h | 32 +- compiler-rt/lib/scudo/standalone/primary64.h | 35 +- compiler-rt/lib/scudo/standalone/secondary.h | 14 +- .../lib/scudo/standalone/tests/combined_test.cpp | 25 +- .../lib/scudo/standalone/tests/primary_test.cpp | 62 +- .../lib/scudo/standalone/tests/secondary_test.cpp | 20 +- .../TestCases/Posix/unpoison-alternate-stack.cpp | 1 - compiler-rt/test/asan/TestCases/longjmp.cpp | 1 - compiler-rt/test/builtins/Unit/atomic_test.c | 14 +- flang/include/flang/Parser/dump-parse-tree.h | 8 +- flang/include/flang/Parser/parse-tree.h | 10 +- flang/lib/Lower/OpenMP.cpp | 10 +- flang/lib/Parser/openacc-parsers.cpp | 6 +- flang/lib/Parser/openmp-parsers.cpp | 16 +- flang/lib/Parser/unparse.cpp | 25 +- flang/lib/Semantics/check-omp-structure.cpp | 10 +- flang/lib/Semantics/check-omp-structure.h | 10 +- flang/lib/Semantics/resolve-directives.cpp | 4 +- flang/test/Frontend/print-preprocessed-file.f90 | 4 +- flang/unittests/Frontend/FrontendActionTest.cpp | 178 +- .../atomics/atomics.align/align.pass.pass.cpp | 2 +- .../libcxx/iterators/trivial_iterators.pass.cpp | 4 +- libcxx/utils/libcxx/test/features.py | 11 +- lld/COFF/Options.td | 2 +- lld/ELF/InputFiles.h | 4 + lld/ELF/Relocations.cpp | 61 +- lld/MachO/Driver.cpp | 103 +- lld/MachO/InputFiles.cpp | 30 +- lld/MachO/Options.td | 6 +- lld/MachO/SymbolTable.cpp | 19 +- lld/MachO/SymbolTable.h | 5 +- lld/MachO/Symbols.h | 35 +- lld/MachO/SyntheticSections.cpp | 63 +- lld/MachO/SyntheticSections.h | 1 + lld/MachO/UnwindInfoSection.cpp | 214 +- lld/MachO/UnwindInfoSection.h | 31 +- lld/MachO/Writer.cpp | 18 +- lld/test/ELF/Inputs/i386-static-tls-model4.s | 9 - lld/test/ELF/aarch64-tls-le.s | 8 + lld/test/ELF/arm-tls-le32.s | 7 + lld/test/ELF/i386-static-tls-model.s | 8 - lld/test/ELF/i386-tls-le.s | 57 +- lld/test/ELF/i386-zrel-zrela.s | 8 +- lld/test/ELF/mips-tls-hilo.s | 6 +- lld/test/ELF/ppc64-local-exec-tls.s | 12 + lld/test/ELF/ppc64-tls-missing-gdld.s | 85 +- lld/test/ELF/riscv-tls-le.s | 7 + lld/test/ELF/tls.s | 20 + lld/test/ELF/x86-64-reloc-tpoff32-fpic.s | 14 - lld/test/MachO/Inputs/libfunction.s | 6 - lld/test/MachO/archive.s | 30 +- lld/test/MachO/common-symbol-resolution.s | 3 +- lld/test/MachO/driver.test | 4 +- lld/test/MachO/dylink-lazy.s | 2 +- lld/test/MachO/filelist.s | 22 +- lld/test/MachO/force-load.s | 22 +- lld/test/MachO/framework.s | 12 +- lld/test/MachO/headerpad.s | 46 +- lld/test/MachO/invalid/archive-no-index.s | 25 +- lld/test/MachO/invalid/bad-archive-member.s | 3 +- lld/test/MachO/invalid/order-file-bad-arch.test | 9 - lld/test/MachO/invalid/order-file-bad-objfile.test | 10 - lld/test/MachO/lto-archive.ll | 3 +- lld/test/MachO/objc.s | 4 +- lld/test/MachO/order-file.s | 185 +- lld/test/MachO/private-extern.s | 143 + lld/test/MachO/resolution.s | 16 +- lld/test/MachO/section-merge.s | 41 +- lld/test/MachO/stabs.s | 3 +- lld/test/MachO/subsections-section-relocs.s | 12 +- lld/test/MachO/subsections-symbol-relocs.s | 37 +- lld/test/MachO/symbol-order.s | 42 +- lld/test/MachO/symtab.s | 41 +- lld/test/MachO/tools/generate-cfi-funcs.py | 2 +- lld/test/MachO/tools/validate-unwind-info.py | 13 +- lld/test/MachO/weak-definition-direct-fetch.s | 22 +- lld/test/MachO/weak-definition-indirect-fetch.s | 24 +- lld/test/MachO/weak-definition-order.s | 21 +- lld/test/MachO/weak-definition-over-dysym.s | 35 +- lld/test/MachO/weak-private-extern.s | 38 + lldb/bindings/interface/SBType.i | 6 + lldb/include/lldb/API/SBType.h | 5 + lldb/include/lldb/Symbol/CompilerType.h | 4 + lldb/include/lldb/Symbol/TypeSystem.h | 5 + lldb/include/lldb/Utility/Timer.h | 7 + lldb/include/lldb/lldb-enumerations.h | 1 - lldb/packages/Python/lldbsuite/test/decorators.py | 2 - .../test/tools/lldb-server/gdbremote_testcase.py | 37 +- lldb/source/API/SBType.cpp | 20 + lldb/source/API/SystemInitializerFull.cpp | 3 - lldb/source/Commands/CommandObjectTarget.cpp | 3 +- lldb/source/Core/Disassembler.cpp | 4 +- lldb/source/Core/Mangled.cpp | 7 +- lldb/source/Core/Module.cpp | 43 +- .../Initialization/SystemInitializerCommon.cpp | 6 +- lldb/source/Interpreter/CommandInterpreter.cpp | 10 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 5 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 4 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 4 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 3 +- .../NativeRegisterContextFreeBSD_x86_64.cpp | 8 +- .../Linux/NativeRegisterContextLinux_x86_64.cpp | 12 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 3 +- .../Python/ScriptInterpreterPython.cpp | 9 +- .../Plugins/SymbolFile/DWARF/DWARFDebugAranges.cpp | 3 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 8 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 3 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 19 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 12 +- .../Plugins/SymbolVendor/ELF/SymbolVendorELF.cpp | 3 +- .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 3 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 24 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 5 + lldb/source/Symbol/CompileUnit.cpp | 3 +- lldb/source/Symbol/CompilerType.cpp | 12 + lldb/source/Symbol/DWARFCallFrameInfo.cpp | 3 +- lldb/source/Symbol/LocateSymbolFile.cpp | 9 +- lldb/source/Symbol/ObjectFile.cpp | 8 +- lldb/source/Symbol/Symtab.cpp | 26 +- lldb/source/Target/Target.cpp | 4 +- lldb/source/Target/TargetList.cpp | 7 +- .../api/multiple-targets/TestMultipleTargets.py | 1 + .../call-restarts/TestCallThatRestarts.py | 2 +- .../expression/ir-interpreter/TestIRInterpreter.py | 1 - .../expression/radar_9531204/TestPrintfAfterUp.py | 1 - .../save_jit_objects/TestSaveJITObjects.py | 1 - .../test/API/commands/expression/test/TestExprs.py | 1 - .../API/commands/gui/viewlarge/TestGuiViewLarge.py | 1 + .../commands/process/attach/TestProcessAttach.py | 1 + .../cpp_exception/TestCPPExceptionBreakpoint.py | 2 - .../TestBreakpointInGlobalConstructor.py | 1 - .../functionalities/completion/TestCompletion.py | 1 + .../TestDlopenOtherExecutable.py | 1 + .../inferior-assert/TestInferiorAssert.py | 4 - .../TestRecursiveInferiorStep.py | 1 + ...ConcurrentBreakpointDelayBreakpointOneSignal.py | 1 - .../TestConcurrentSignalDelayBreak.py | 2 +- .../TestConcurrentTwoBreakpointsOneDelaySignal.py | 2 +- .../TestConcurrentTwoBreakpointsOneSignal.py | 2 +- .../TestExitDuringExpression.py | 2 + .../TestStateAfterExpression.py | 1 + .../TestThreadSpecificBpPlusCondition.py | 2 +- .../unwind/noreturn/TestNoreturnUnwind.py | 1 - .../c/conflicting-symbol/TestConflictingSymbol.py | 1 - .../lang/c/const_variables/TestConstVariables.py | 1 - .../API/lang/c/function_types/TestFunctionTypes.py | 1 - .../lang/c/global_variables/TestGlobalVariables.py | 1 - lldb/test/API/lang/c/shared_lib/TestSharedLib.py | 2 - .../cpp/exceptions/TestCPPExceptionBreakpoints.py | 1 - .../TestNamespaceDefinitions.py | 1 - .../test/API/lang/cpp/stl/TestStdCXXDisassembly.py | 1 - lldb/test/API/lang/cpp/this/TestCPPThis.py | 1 - lldb/test/API/python_api/event/TestEvents.py | 2 +- .../lldbutil/iter/TestRegistersIterator.py | 1 + lldb/test/API/python_api/thread/TestThreadAPI.py | 1 - lldb/test/API/python_api/type/TestTypeList.py | 23 + lldb/test/API/python_api/type/main.cpp | 7 + .../API/tools/lldb-server/TestGdbRemoteExitCode.py | 39 +- .../API/tools/lldb-server/TestGdbRemoteKill.py | 18 +- .../tools/lldb-server/TestGdbRemoteModuleInfo.py | 11 +- .../tools/lldb-server/TestGdbRemoteProcessInfo.py | 80 +- .../lldb-server/TestGdbRemoteRegisterState.py | 23 +- .../tools/lldb-server/TestGdbRemoteSingleStep.py | 14 +- .../lldb-server/TestGdbRemoteThreadsInStopReply.py | 100 +- .../lldb-server/TestGdbRemote_vContThreads.py | 2 + .../TestVSCode_setExceptionBreakpoints.py | 1 - .../disconnect/TestVSCode_disconnect.py | 1 + lldb/test/Shell/Recognizer/assert.test | 1 + .../Functionalities/TestExpressionEvaluation.test | 2 +- .../ScriptInterpreter/Lua/watchpoint_callback.test | 1 + lldb/tools/lldb-test/SystemInitializerTest.cpp | 3 - llvm/docs/CodingStandards.rst | 2 +- llvm/docs/Coroutines.rst | 42 + llvm/docs/DeveloperPolicy.rst | 4 +- llvm/docs/FAQ.rst | 2 +- llvm/docs/GettingStarted.rst | 10 +- llvm/docs/GitBisecting.rst | 6 +- llvm/docs/GlobalISel/IRTranslator.rst | 2 +- llvm/docs/HowToReleaseLLVM.rst | 67 +- llvm/docs/LibFuzzer.rst | 4 +- llvm/docs/TestingGuide.rst | 2 +- llvm/docs/TypeMetadata.rst | 2 +- llvm/include/llvm/ADT/SmallVector.h | 14 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 3 - llvm/include/llvm/Analysis/LazyCallGraph.h | 1 - .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 11 +- llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 3 + llvm/include/llvm/CodeGen/VirtRegMap.h | 8 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 8 + llvm/include/llvm/Frontend/OpenMP/OMP.td | 8 +- llvm/include/llvm/IR/Intrinsics.td | 2 + llvm/include/llvm/IR/IntrinsicsARM.td | 4 +- llvm/include/llvm/IR/IntrinsicsPowerPC.td | 42 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 235 +- llvm/include/llvm/IR/IntrinsicsX86.td | 7 +- llvm/include/llvm/IR/OptBisect.h | 20 +- llvm/include/llvm/IR/PassManager.h | 6 +- llvm/include/llvm/IR/SymbolTableListTraits.h | 8 +- llvm/include/llvm/IR/VPIntrinsics.def | 2 +- llvm/include/llvm/MC/MCAssembler.h | 7 +- llvm/include/llvm/MC/MCContext.h | 16 +- llvm/include/llvm/MC/MCInstrDesc.h | 31 +- llvm/include/llvm/MC/MCSymbol.h | 3 +- llvm/include/llvm/Object/Binary.h | 4 +- llvm/include/llvm/Object/ELF.h | 9 +- llvm/include/llvm/Option/OptParser.td | 18 +- llvm/include/llvm/Passes/PassBuilder.h | 3 + .../include/llvm/Passes/StandardInstrumentations.h | 2 +- llvm/include/llvm/Target/TargetMachine.h | 5 + llvm/include/llvm/Transforms/IPO/IROutliner.h | 57 +- .../llvm/Transforms/Scalar/LoopPassManager.h | 105 +- llvm/include/llvm/Transforms/Utils/Local.h | 3 +- llvm/lib/Analysis/AliasAnalysis.cpp | 10 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 31 +- llvm/lib/Analysis/InstructionSimplify.cpp | 33 + llvm/lib/Analysis/MemDepPrinter.cpp | 3 - llvm/lib/Analysis/MemoryBuiltins.cpp | 12 +- llvm/lib/Analysis/MemoryLocation.cpp | 2 +- llvm/lib/Analysis/ScalarEvolution.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 14 +- llvm/lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp | 7 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 28 +- .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 30 +- llvm/lib/CodeGen/LiveRangeEdit.cpp | 2 +- llvm/lib/CodeGen/MachineLICM.cpp | 92 +- llvm/lib/CodeGen/MachineModuleInfo.cpp | 3 +- llvm/lib/CodeGen/RDFLiveness.cpp | 2 +- llvm/lib/CodeGen/RegAllocFast.cpp | 43 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 19 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 24 +- llvm/lib/CodeGen/StackMaps.cpp | 5 +- llvm/lib/IR/LLVMContextImpl.cpp | 15 +- llvm/lib/IR/LLVMContextImpl.h | 3 +- llvm/lib/IR/Metadata.cpp | 9 +- llvm/lib/IR/OptBisect.cpp | 2 + llvm/lib/MC/ELFObjectWriter.cpp | 26 +- llvm/lib/MC/MCContext.cpp | 23 +- llvm/lib/MC/MCDwarf.cpp | 10 +- llvm/lib/MC/MCELFStreamer.cpp | 16 +- llvm/lib/MC/MCObjectStreamer.cpp | 2 +- llvm/lib/MC/MCParser/AsmParser.cpp | 15 +- llvm/lib/MC/MCSection.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 2 +- llvm/lib/Object/COFFObjectFile.cpp | 24 +- llvm/lib/Object/ELFObjectFile.cpp | 3 +- llvm/lib/Object/XCOFFObjectFile.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 4 + llvm/lib/Passes/StandardInstrumentations.cpp | 8 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 31 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 10 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 6 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 47 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerCombiner.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerLowering.cpp | 2 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 22 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 8 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 81 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 26 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 2 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 171 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 8 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 57 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 15 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 3 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 7 + llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 19 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 4 + llvm/lib/Target/ARM/ARM.h | 3 + llvm/lib/Target/ARM/ARM.td | 14 + llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 44 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 56 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 65 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 9 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 11 + llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 5 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 14 +- llvm/lib/Target/ARM/ARMFeatures.h | 1 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 35 +- llvm/lib/Target/ARM/ARMInstrThumb.td | 13 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 9 + llvm/lib/Target/ARM/ARMPredicates.td | 3 + llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp | 12 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 17 + llvm/lib/Target/ARM/ARMSLSHardening.cpp | 416 ++ llvm/lib/Target/ARM/ARMSubtarget.h | 10 + llvm/lib/Target/ARM/ARMTargetMachine.cpp | 4 + llvm/lib/Target/ARM/CMakeLists.txt | 1 + .../lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp | 2 - llvm/lib/Target/CSKY/CMakeLists.txt | 2 + llvm/lib/Target/CSKY/CSKYInstrInfo.td | 6 +- llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt | 15 + .../Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp | 69 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h | 39 + .../CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp | 45 + .../lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp | 25 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h | 29 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp | 71 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h | 61 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp | 62 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h | 48 + llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 5 - .../Target/Hexagon/AsmParser/HexagonAsmParser.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonGenInsert.cpp | 8 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 9 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 534 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 91 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 25 +- llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp | 5 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 3 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 18 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 1 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 5 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 962 +++- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 3 + llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 1 + llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 1 + llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.cpp | 4 +- llvm/lib/Target/VE/VECallingConv.td | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 26 + llvm/lib/Target/VE/VEInstrInfo.td | 4 + .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 8 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 46 +- .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 2 +- llvm/lib/Target/X86/X86InstrSVM.td | 28 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 2 +- .../AggressiveInstCombine.cpp | 71 +- llvm/lib/Transforms/Coroutines/CoroEarly.cpp | 7 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 19 +- llvm/lib/Transforms/Coroutines/CoroInstr.h | 40 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 4 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 100 +- llvm/lib/Transforms/Coroutines/Coroutines.cpp | 25 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 470 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 5 +- .../Instrumentation/PGOInstrumentation.cpp | 3 - .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopPassManager.cpp | 11 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 2 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 134 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 56 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 15 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 4 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 52 +- llvm/lib/Transforms/Vectorize/VPlan.h | 219 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 43 +- llvm/runtimes/CMakeLists.txt | 3 + llvm/test/Analysis/BasicAA/noalias-param.ll | 19 +- .../CodeGen/AArch64/machine-licm-sink-instr.ll | 176 + .../CodeGen/AArch64/sve-fixed-length-int-minmax.ll | 48 +- llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll | 643 +++ .../CodeGen/AArch64/sve-intrinsics-reversal.ll | 35 - llvm/test/CodeGen/AArch64/sve-rev.ll | 97 + .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 759 +++ .../AMDGPU/GlobalISel/lds-zero-initializer.ll | 4 +- llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 11 +- .../CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir | 35 + llvm/test/CodeGen/AMDGPU/fast-regalloc-bundles.mir | 26 + llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir | 88 + .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 2 +- llvm/test/CodeGen/AMDGPU/lds-initializer.ll | 4 +- llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll | 4 +- .../llvm.amdgcn.ds.gws.barrier-fastregalloc.ll | 19 + llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 16 + llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll | 69 +- llvm/test/CodeGen/ARM/O3-pipeline.ll | 4 + llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 246 + llvm/test/CodeGen/PowerPC/aix-base-pointer.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 2 +- llvm/test/CodeGen/PowerPC/arr-fp-arg-no-copy.ll | 4 +- llvm/test/CodeGen/PowerPC/bperm.ll | 26 +- llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll | 261 +- llvm/test/CodeGen/PowerPC/combine_ext_trunc.ll | 11 +- llvm/test/CodeGen/PowerPC/constants-i64.ll | 145 +- llvm/test/CodeGen/PowerPC/f128-fma.ll | 8 +- llvm/test/CodeGen/PowerPC/f128-passByValue.ll | 4 +- llvm/test/CodeGen/PowerPC/fast-isel-pcrel.ll | 6 +- llvm/test/CodeGen/PowerPC/fp-strict-f128.ll | 6 +- llvm/test/CodeGen/PowerPC/fp-to-int-to-fp.ll | 8 +- .../PowerPC/fp128-bitcast-after-operation.ll | 12 +- llvm/test/CodeGen/PowerPC/funnel-shift.ll | 12 +- .../CodeGen/PowerPC/machinelicm-cse-dead-flag.mir | 84 + .../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 8 +- llvm/test/CodeGen/PowerPC/negctr.ll | 7 +- llvm/test/CodeGen/PowerPC/ori_imm32.ll | 2 +- llvm/test/CodeGen/PowerPC/ori_imm64.ll | 9 +- llvm/test/CodeGen/PowerPC/p10-spill-crun.ll | 4 +- .../PowerPC/pcrel-call-linkage-with-calls.ll | 20 +- llvm/test/CodeGen/PowerPC/pcrel-got-indirect.ll | 80 +- .../test/CodeGen/PowerPC/pcrel-linkeropt-option.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-linkeropt.ll | 48 +- .../PowerPC/pcrel-relocation-plus-offset.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-tail-calls.ll | 4 +- llvm/test/CodeGen/PowerPC/pcrel.ll | 4 +- llvm/test/CodeGen/PowerPC/pr43976.ll | 2 +- llvm/test/CodeGen/PowerPC/pr45448.ll | 5 +- llvm/test/CodeGen/PowerPC/pr46759.ll | 2 +- .../rematerializable-instruction-machine-licm.ll | 147 +- llvm/test/CodeGen/PowerPC/sat-register-clobber.ll | 43 + llvm/test/CodeGen/PowerPC/sms-grp-order.ll | 36 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 72 +- llvm/test/CodeGen/PowerPC/stack-clash-prologue.ll | 16 +- llvm/test/CodeGen/PowerPC/stack-realign.ll | 4 +- .../CodeGen/PowerPC/store-rightmost-vector-elt.ll | 109 + .../PowerPC/tailcall-speculatable-callee.ll | 6 +- .../CodeGen/PowerPC/unaligned-addressing-mode.ll | 5 +- llvm/test/CodeGen/PowerPC/urem-vector-lkk.ll | 56 +- llvm/test/CodeGen/RISCV/jumptable.ll | 349 +- llvm/test/CodeGen/RISCV/mul.ll | 410 ++ llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 856 +++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 1142 ++++ llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 441 ++ llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 601 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 881 +++ llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 1201 +++++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 512 ++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 698 +++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 523 ++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 713 +++ llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 401 ++ llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 721 +++ llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1045 ++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1333 +++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll | 3281 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll | 5361 +++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 481 ++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 481 ++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 757 +++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 1009 ++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 1021 ++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 1225 +++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 1021 ++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 1225 +++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 1681 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 2017 +++++++ llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 662 ++- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 706 ++- llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 1189 +++++ llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 1621 ++++++ llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 1189 +++++ llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 1621 ++++++ llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 1261 +++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 1513 ++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 800 +++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 978 ++++ llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll | 24 + llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 1000 ++++ llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1705 ++++++ llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 2131 ++++++++ llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1705 ++++++ llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 2131 ++++++++ llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 1441 +++++ llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll | 1761 ++++++ llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll | 3445 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll | 5629 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll | 3445 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll | 5629 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 1034 ++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 1412 +++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 1034 ++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 1412 +++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 1034 ++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 1412 +++++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 516 ++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 704 +++ llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 1945 +++++++ llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 2377 +++++++++ llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 516 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll | 575 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 447 ++ llvm/test/CodeGen/Thumb2/mve-vecreduce-mlapred.ll | 738 +++ llvm/test/CodeGen/VE/Scalar/lea-opt.ll | 63 + llvm/test/CodeGen/VE/Scalar/returnaddr.ll | 91 + llvm/test/CodeGen/VE/Scalar/stacksave.ll | 26 + llvm/test/CodeGen/VE/Vector/fastcc_callee.ll | 8 + llvm/test/CodeGen/WebAssembly/simd-build-vector.ll | 6 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 10 +- llvm/test/CodeGen/WebAssembly/simd-load-splat.ll | 2 +- .../WebAssembly/simd-load-store-alignment.ll | 36 +- .../CodeGen/WebAssembly/simd-nested-shuffles.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd-offset.ll | 96 +- .../WebAssembly/simd-shift-complex-splats.ll | 2 +- .../CodeGen/WebAssembly/simd-shuffle-bitcast.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd.ll | 48 +- llvm/test/CodeGen/X86/equiv_with_vardef.ll | 5 +- .../CodeGen/X86/masked_gather_scatter_widen.ll | 297 ++ llvm/test/CodeGen/X86/statepoint-vreg-invoke.ll | 45 +- llvm/test/CodeGen/XCore/section-name.ll | 4 +- llvm/test/DebugInfo/X86/implicit_value-double.ll | 24 +- llvm/test/MC/AMDGPU/flat-gfx9.s | 1 - llvm/test/MC/AMDGPU/flat-global.s | 1 - llvm/test/MC/AMDGPU/flat.s | 6 - llvm/test/MC/AMDGPU/fma-mix.s | 4 - llvm/test/MC/AMDGPU/literal16.s | 1 + llvm/test/MC/AMDGPU/mad-mix.s | 4 - llvm/test/MC/AMDGPU/smem.s | 1 - llvm/test/MC/AMDGPU/vop1-gfx9-err.s | 1 - llvm/test/MC/AMDGPU/vop1.s | 2 +- llvm/test/MC/AsmParser/align_invalid.s | 4 + llvm/test/MC/AsmParser/directive_ascii.s | 8 + llvm/test/MC/Disassembler/AMDGPU/vop3_gfx9.txt | 2 +- llvm/test/MC/Disassembler/AMDGPU/vop3_vi.txt | 2 +- llvm/test/MC/Disassembler/WebAssembly/wasm.txt | 2 +- llvm/test/MC/Disassembler/X86/simple-tests.txt | 10 +- llvm/test/MC/ELF/basic-elf-32.s | 4 +- llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} | 0 .../return-column.s => ELF/cfi-return-column.s} | 0 llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s | 0 .../cfi-scope-errors2.s} | 7 +- llvm/test/MC/ELF/compression.s | 4 +- llvm/test/MC/{X86 => ELF}/expand-var.s | 0 llvm/test/MC/ELF/invalid-symver.s | 7 - llvm/test/MC/ELF/multiple-different-symver.s | 6 - llvm/test/MC/ELF/multiple-equiv-symver.s | 6 - llvm/test/MC/ELF/relocation-386.s | 5 +- llvm/test/MC/ELF/symver-err.s | 12 + llvm/test/MC/Mips/elf-relsym.s | 10 +- llvm/test/MC/Mips/xgot.s | 4 +- llvm/test/MC/WebAssembly/simd-encodings.s | 24 +- llvm/test/MC/X86/SVM-32.s | 30 +- llvm/test/MC/X86/SVM-64.s | 30 +- llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} | 0 ...ef_cfa-crash.s => compact-unwind-cfi_def_cfa.s} | 0 llvm/test/MC/X86/fde-reloc.s | 11 - llvm/test/MC/X86/x86-32-coverage.s | 10 +- llvm/test/MC/X86/x86-32.s | 10 +- llvm/test/Reduce/remove-alias.ll | 3 +- llvm/test/TableGen/directive1.td | 13 + .../Transforms/AggressiveInstCombine/funnel.ll | 118 +- .../Transforms/AggressiveInstCombine/rotate.ll | 11 +- llvm/test/Transforms/Coroutines/coro-async.ll | 67 +- llvm/test/Transforms/Coroutines/coro-heap-elide.ll | 2 +- llvm/test/Transforms/GVNSink/indirect-call.ll | 2 +- llvm/test/Transforms/GVNSink/sink-common-code.ll | 2 +- llvm/test/Transforms/IROutliner/extraction.ll | 50 +- llvm/test/Transforms/IROutliner/illegal-assumes.ll | 38 +- .../test/Transforms/IROutliner/illegal-branches.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-callbr.ll | 8 +- llvm/test/Transforms/IROutliner/illegal-calls.ll | 8 +- .../test/Transforms/IROutliner/illegal-catchpad.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-cleanup.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-frozen.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-gep.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-invoke.ll | 4 +- .../Transforms/IROutliner/illegal-landingpad.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-memcpy.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-memmove.ll | 40 +- llvm/test/Transforms/IROutliner/illegal-memset.ll | 4 +- .../Transforms/IROutliner/illegal-phi-nodes.ll | 4 +- llvm/test/Transforms/IROutliner/illegal-vaarg.ll | 30 +- llvm/test/Transforms/IROutliner/legal-debug.ll | 4 +- .../IROutliner/outlining-address-taken.ll | 4 +- .../IROutliner/outlining-constants-vs-registers.ll | 78 + ...ructure.ll => outlining-different-constants.ll} | 30 +- .../IROutliner/outlining-different-globals.ll | 40 + .../IROutliner/outlining-different-structure.ll | 8 +- .../IROutliner/outlining-same-constants.ll | 11 +- .../IROutliner/outlining-same-globals.ll | 13 +- llvm/test/Transforms/InstCombine/X86/x86-sse4a.ll | 18 +- llvm/test/Transforms/InstCombine/bitcast.ll | 12 +- .../InstCombine/builtin-dynamic-object-size.ll | 57 +- .../Transforms/InstCombine/insert-const-shuf.ll | 20 +- .../Transforms/InstCombine/limit-max-iterations.ll | 39 - llvm/test/Transforms/InstSimplify/AndOrXor.ll | 324 +- .../AMDGPU/adjust-alloca-alignment.ll | 35 +- .../LoopDeletion/noop-loops-with-subloops.ll | 172 + .../test/Transforms/LoopVectorize/X86/reg-usage.ll | 4 +- .../LoopVectorize/dont-fold-tail-for-const-TC.ll | 69 + .../dont-fold-tail-for-divisible-TC.ll | 62 + llvm/test/Transforms/LoopVectorize/loop-form.ll | 88 + llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 147 + llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 147 + .../SimplifyCFG/2004-12-10-SimplifyCFGCrash.ll | 2 +- .../Transforms/SimplifyCFG/2005-06-16-PHICrash.ll | 2 +- .../SimplifyCFG/2005-08-01-PHIUpdateFail.ll | 2 +- .../Transforms/SimplifyCFG/2006-08-03-Crash.ll | 2 +- .../Transforms/SimplifyCFG/2008-12-16-DCECond.ll | 2 +- .../SimplifyCFG/2011-09-05-TrivialLPad.ll | 2 +- .../SimplifyCFG/ARM/speculate-vector-ops.ll | 4 +- llvm/test/Transforms/SimplifyCFG/BrUnwind.ll | 2 +- llvm/test/Transforms/SimplifyCFG/DeadSetCC.ll | 2 +- llvm/test/Transforms/SimplifyCFG/HoistCode.ll | 2 +- .../Transforms/SimplifyCFG/UncondBranchToReturn.ll | 2 +- .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 2 +- .../SimplifyCFG/X86/2010-03-30-InvokeCrash.ll | 2 +- .../SimplifyCFG/X86/CoveredLookupTable.ll | 2 +- llvm/test/Transforms/SimplifyCFG/X86/bug-25299.ll | 2 +- .../SimplifyCFG/X86/disable-lookup-table.ll | 2 +- llvm/test/Transforms/SimplifyCFG/X86/pr39187-g.ll | 2 +- .../SimplifyCFG/X86/switch-covered-bug.ll | 2 +- .../Transforms/SimplifyCFG/X86/switch-table-bug.ll | 2 +- llvm/test/Transforms/SimplifyCFG/branch-fold.ll | 2 +- .../Transforms/SimplifyCFG/branch-phi-thread.ll | 2 +- .../SimplifyCFG/debug-info-thread-phi.ll | 2 +- .../SimplifyCFG/duplicate-ret-into-uncond-br.ll | 31 + llvm/test/Transforms/SimplifyCFG/extract-cost.ll | 2 +- .../SimplifyCFG/fold-branch-to-common-dest.ll | 2 +- .../Transforms/SimplifyCFG/hoist-common-code.ll | 2 +- .../Transforms/SimplifyCFG/hoist-with-range.ll | 2 +- llvm/test/Transforms/SimplifyCFG/indirectbr.ll | 2 +- llvm/test/Transforms/SimplifyCFG/invoke_unwind.ll | 2 +- .../Transforms/SimplifyCFG/lifetime-landingpad.ll | 2 +- .../merge-duplicate-conditional-ret-val.ll | 21 + llvm/test/Transforms/SimplifyCFG/pr39807.ll | 2 +- llvm/test/Transforms/SimplifyCFG/pr46638.ll | 2 +- .../SimplifyCFG/preserve-branchweights-partial.ll | 4 +- .../SimplifyCFG/preserve-branchweights.ll | 2 +- llvm/test/Transforms/SimplifyCFG/rangereduce.ll | 2 +- .../Transforms/SimplifyCFG/switch-masked-bits.ll | 2 +- .../SimplifyCFG/switch-on-const-select.ll | 2 +- .../Transforms/SimplifyCFG/switch-range-to-icmp.ll | 2 +- .../SimplifyCFG/switch-simplify-crash.ll | 2 +- .../SimplifyCFG/switch-to-select-two-case.ll | 2 +- .../Transforms/SimplifyCFG/switch_switch_fold.ll | 2 +- llvm/test/Transforms/SimplifyCFG/switch_thread.ll | 2 +- .../test/Transforms/SimplifyCFG/unprofitable-pr.ll | 2 +- llvm/test/tools/llvm-mca/X86/Atom/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Atom/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Barcelona/resources-sse1.s | 2 +- .../llvm-mca/X86/Barcelona/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BdVer2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/BdVer2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/BdVer2/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Broadwell/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Broadwell/resources-sse1.s | 2 +- .../llvm-mca/X86/Broadwell/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BtVer2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/BtVer2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/BtVer2/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/BtVer2/stmxcsr-ldmxcsr.s | 10 +- .../tools/llvm-mca/X86/Generic/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Generic/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Generic/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Haswell/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Haswell/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Haswell/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Haswell/stmxcsr-ldmxcsr.s | 26 +- llvm/test/tools/llvm-mca/X86/SLM/resources-sse1.s | 2 +- .../test/tools/llvm-mca/X86/SLM/resources-x86_64.s | 4 +- .../llvm-mca/X86/SandyBridge/resources-avx1.s | 2 +- .../llvm-mca/X86/SandyBridge/resources-sse1.s | 2 +- .../llvm-mca/X86/SandyBridge/resources-x86_64.s | 4 +- .../llvm-mca/X86/SkylakeClient/resources-avx1.s | 2 +- .../llvm-mca/X86/SkylakeClient/resources-sse1.s | 2 +- .../llvm-mca/X86/SkylakeClient/resources-x86_64.s | 4 +- .../llvm-mca/X86/SkylakeServer/resources-avx1.s | 2 +- .../llvm-mca/X86/SkylakeServer/resources-sse1.s | 2 +- .../llvm-mca/X86/SkylakeServer/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Znver1/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Znver1/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Znver1/resources-x86_64.s | 4 +- .../tools/llvm-mca/X86/Znver2/resources-avx1.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-sse1.s | 2 +- .../tools/llvm-mca/X86/Znver2/resources-x86_64.s | 4 +- llvm/tools/llvm-profgen/llvm-profgen.cpp | 4 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 12 +- llvm/unittests/ADT/SmallVectorTest.cpp | 25 + llvm/unittests/Support/TargetParserTest.cpp | 1112 ++-- .../Transforms/Scalar/LoopPassManagerTest.cpp | 77 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 57 +- llvm/utils/TableGen/CodeGenTarget.cpp | 14 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 28 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 5 +- llvm/utils/TableGen/OptParserEmitter.cpp | 41 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 6 +- .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 1 + mlir/docs/Dialects/Linalg.md | 110 +- mlir/docs/PatternRewriter.md | 2 +- mlir/docs/SPIRVToLLVMDialectConversion.md | 188 +- mlir/include/mlir-c/Support.h | 1 + .../StandardToLLVM/ConvertStandardToLLVM.h | 3 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 35 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 28 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 75 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 9 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 14 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 15 +- mlir/include/mlir/Dialect/Linalg/EDSC/Intrinsics.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 9 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 122 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 632 ++- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 166 - mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 20 +- mlir/include/mlir/Dialect/Vector/VectorOps.h | 2 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 65 +- mlir/include/mlir/Dialect/Vector/VectorUtils.h | 4 +- mlir/include/mlir/IR/ImplicitLocOpBuilder.h | 123 + mlir/include/mlir/IR/OpBase.td | 24 +- mlir/include/mlir/Interfaces/VectorInterfaces.td | 28 +- .../Dialect/Linalg/CPU/test-tensor-matmul.mlir | 2 +- .../AffineToStandard/AffineToStandard.cpp | 125 +- mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 102 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 80 +- mlir/lib/Conversion/GPUCommon/GPUOpsLowering.h | 18 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 9 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 45 +- .../Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.cpp | 8 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 159 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 16 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 68 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 12 +- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 41 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 18 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 211 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 170 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 5 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 94 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 65 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 390 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 113 +- .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 17 +- .../Linalg/Transforms/ElementwiseToLinalg.cpp | 62 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 50 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 152 +- .../Dialect/Linalg/Transforms/Generalization.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Interchange.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 11 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 20 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 58 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 17 +- .../Dialect/Linalg/Transforms/Vectorization.cpp | 11 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 6 - mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 4 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 154 +- .../Dialect/Vector/VectorTransferOpTransforms.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 57 +- mlir/lib/Dialect/Vector/VectorUtils.cpp | 12 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 19 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 45 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 4 +- .../Conversion/AffineToStandard/lower-affine.mlir | 125 + .../lower-memcpy-to-gpu-runtime-calls.mlir | 19 + mlir/test/Dialect/GPU/invalid.mlir | 14 + mlir/test/Dialect/GPU/ops.mlir | 11 + mlir/test/Dialect/LLVMIR/invalid.mlir | 8 +- mlir/test/Dialect/Linalg/bufferize.mlir | 88 +- .../Linalg/canonicalize-duplicate-inputs.mlir | 38 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 9 +- .../Linalg/convert-elementwise-to-linalg.mlir | 72 +- .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 61 +- mlir/test/Dialect/Linalg/fold-unit-trip-loops.mlir | 21 +- mlir/test/Dialect/Linalg/fusion-tensor.mlir | 439 +- mlir/test/Dialect/Linalg/generalize-named-ops.mlir | 12 +- mlir/test/Dialect/Linalg/invalid.mlir | 137 +- mlir/test/Dialect/Linalg/parallel-loops.mlir | 4 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 211 +- .../Linalg/reshape_linearization_fusion.mlir | 206 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 68 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 101 +- mlir/test/Dialect/Linalg/sparse_invalid.mlir | 112 +- mlir/test/Dialect/Linalg/sparse_parallel.mlir | 12 +- mlir/test/Dialect/Linalg/sparse_storage.mlir | 5 +- mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 4 +- .../test/Dialect/Linalg/tile-and-fuse-tensors.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 6 +- mlir/test/Dialect/Vector/invalid.mlir | 12 +- mlir/test/Dialect/Vector/ops.mlir | 48 + mlir/test/Dialect/Vector/vector-transforms.mlir | 36 +- mlir/test/EDSC/builder-api-test.cpp | 12 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 5 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 3 - mlir/test/mlir-tblgen/op-decl.td | 4 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 7 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 28 +- .../mlir-rocm-runner/rocm-runtime-wrappers.cpp | 5 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 44 +- openmp/docs/SupportAndFAQ.rst | 50 +- openmp/docs/design/Runtimes.rst | 82 + 974 files changed, 193052 insertions(+), 9512 deletions(-) mode change 100644 => 100755 clang/lib/Format/TokenAnnotator.cpp create mode 100644 clang/test/CodeGen/new-pass-manager-opt-bisect.c delete mode 100644 clang/test/CodeGenCXX/template-arguments.cpp delete mode 100644 clang/test/Driver/aarch64-sls-hardening-options.c create mode 100644 clang/test/Driver/sls-hardening-options.c rename clang/test/SemaTemplate/{temp_arg_nontype_cxx17.cpp => temp_arg_nontype_cxx [...] delete mode 100644 clang/tools/scan-view/share/FileRadar.scpt delete mode 100644 clang/tools/scan-view/share/GetRadarVersion.scpt delete mode 100644 clang/tools/scan-view/share/Reporter.py delete mode 100644 lld/test/ELF/Inputs/i386-static-tls-model4.s delete mode 100644 lld/test/ELF/x86-64-reloc-tpoff32-fpic.s delete mode 100644 lld/test/MachO/Inputs/libfunction.s delete mode 100644 lld/test/MachO/invalid/order-file-bad-arch.test delete mode 100644 lld/test/MachO/invalid/order-file-bad-objfile.test create mode 100644 lld/test/MachO/private-extern.s create mode 100644 lld/test/MachO/weak-private-extern.s create mode 100644 llvm/lib/Target/ARM/ARMSLSHardening.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h create mode 100644 llvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-rev.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll create mode 100644 llvm/test/CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir create mode 100644 llvm/test/CodeGen/AMDGPU/fast-regalloc-bundles.mir create mode 100644 llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier-fastregalloc.ll create mode 100644 llvm/test/CodeGen/ARM/speculation-hardening-sls.ll create mode 100644 llvm/test/CodeGen/PowerPC/machinelicm-cse-dead-flag.mir create mode 100644 llvm/test/CodeGen/PowerPC/sat-register-clobber.ll create mode 100644 llvm/test/CodeGen/PowerPC/store-rightmost-vector-elt.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/lea-opt.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/returnaddr.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/stacksave.ll rename llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} (100%) rename llvm/test/MC/{X86/return-column.s => ELF/cfi-return-column.s} (100%) rename llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s (100%) rename llvm/test/MC/{X86/cfi-open-within-another-crash.s => ELF/cfi-scope-errors2. [...] rename llvm/test/MC/{X86 => ELF}/expand-var.s (100%) delete mode 100644 llvm/test/MC/ELF/invalid-symver.s delete mode 100644 llvm/test/MC/ELF/multiple-different-symver.s delete mode 100644 llvm/test/MC/ELF/multiple-equiv-symver.s create mode 100644 llvm/test/MC/ELF/symver-err.s rename llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} (100%) rename llvm/test/MC/X86/{cfi_def_cfa-crash.s => compact-unwind-cfi_def_cfa.s} (100%) delete mode 100644 llvm/test/MC/X86/fde-reloc.s create mode 100644 llvm/test/Transforms/IROutliner/outlining-constants-vs-registers.ll copy llvm/test/Transforms/IROutliner/{outlining-different-structure.ll => outlinin [...] create mode 100644 llvm/test/Transforms/IROutliner/outlining-different-globals.ll delete mode 100644 llvm/test/Transforms/InstCombine/limit-max-iterations.ll create mode 100644 llvm/test/Transforms/LoopDeletion/noop-loops-with-subloops.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-const-TC.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-divisible-TC.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/duplicate-ret-into-uncond-br.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/merge-duplicate-conditional-re [...] delete mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h create mode 100644 mlir/include/mlir/IR/ImplicitLocOpBuilder.h create mode 100644 mlir/test/Conversion/GPUCommon/lower-memcpy-to-gpu-runtime-calls.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig updated (d0c70a421 -> 65ae6b6d1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards d0c70a421 2: update: llvm-linux-qemu: 21221 new 65ae6b6d1 2: update: llvm-linux-qemu: 21239 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d0c70a421) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 139 +- 02-prepare_abe/console.log | 436 +- 03-build_llvm/console.log | 13798 +++++++++++++------------- 04-build_linux/console.log | 935 +- 07-check_regression/console.log | 24 +- 07-check_regression/results.regressions | 10 +- 08-update_baseline/console.log | 96 +- 08-update_baseline/results.regressions | 10 +- console.log | 15428 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- results | 2 +- 11 files changed, 15473 insertions(+), 15417 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (75ee62ac60 -> a05f8ecd88)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/qemu. from 75ee62ac60 Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-n [...] adds 10b43754cf hw/riscv: sifive_u: Add UART1 DT node in the generated DTB adds dfc973ecc1 hw/riscv: microchip_pfsoc: add QSPI NOR flash adds b3d2a4296f hw/core/register.c: Don't use '#' flag of printf format adds c63ca4ff7f target/riscv: Fix the bug of HLVX/HLV/HSV adds 529577457c target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSR adds 54a581c228 intc/ibex_plic: Clear interrupts that occur during claim process adds 617448a46b hw/riscv: Expand the is 32-bit check to support more CPUs adds c0a635f397 target/riscv: Add a TYPE_RISCV_CPU_BASE CPU adds dc4d4aaee3 riscv: spike: Remove target macro conditionals adds 09fe17125e riscv: virt: Remove target macro conditionals adds 7893677184 hw/riscv: boot: Remove compile time XLEN checks adds 9d01143063 hw/riscv: virt: Remove compile time XLEN checks adds bd62c13ea8 hw/riscv: spike: Remove compile time XLEN checks adds 2206ffa68f hw/riscv: sifive_u: Remove compile time XLEN checks adds 5b6c291b8d target/riscv: fpu_helper: Match function defs in HELPER macros adds 51ae0cabc6 target/riscv: Add a riscv_cpu_is_32bit() helper function adds 114baaca51 target/riscv: Specify the XLEN for CPUs adds 5c5a47f10c target/riscv: cpu: Remove compile time XLEN checks adds f08c7ff3dc target/riscv: cpu_helper: Remove compile time XLEN checks adds 8987cdc481 target/riscv: csr: Remove compile time XLEN checks adds 094b072c68 target/riscv: cpu: Set XLEN independently from target adds 3ed2b8ac2d hw/riscv: Use the CPU to determine if 32-bit adds d31e970a01 riscv/opentitan: Update the OpenTitan memory layout adds a05f8ecd88 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] No new revisions were added by this update. Summary of changes: hw/core/register.c | 16 ++-- hw/intc/ibex_plic.c | 13 ++- hw/riscv/boot.c | 70 ++++++++------- hw/riscv/microchip_pfsoc.c | 21 +++++ hw/riscv/opentitan.c | 81 ++++++++++++----- hw/riscv/sifive_u.c | 74 ++++++++++------ hw/riscv/spike.c | 52 ++++++----- hw/riscv/virt.c | 39 ++++---- include/hw/riscv/boot.h | 14 +-- include/hw/riscv/microchip_pfsoc.h | 3 + include/hw/riscv/opentitan.h | 23 +++-- include/hw/riscv/spike.h | 6 -- include/hw/riscv/virt.h | 6 -- target/riscv/cpu.c | 84 ++++++++++++------ target/riscv/cpu.h | 8 ++ target/riscv/cpu_bits.h | 8 +- target/riscv/cpu_helper.c | 15 ++-- target/riscv/csr.c | 176 +++++++++++++++++++------------------ target/riscv/fpu_helper.c | 8 -- target/riscv/helper.h | 24 ++--- 20 files changed, 434 insertions(+), 307 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (dbb01536f6f -> 581d13f8aeb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from dbb01536f6f scan-view: Remove Reporter.py and associated AppleScript files adds ec17c4f0755 [CSKY 3/n] Add bare-bones C-SKY MCTargetDesc adds e8ade4569b7 [LegalizeType] When LegalizeType procedure widens a masked_ [...] adds 7a2c8be641d [RISCV] Define vleff intrinsics. adds 9a8ef927df3 [RISCV] Define vector compare intrinsics. adds 442aac5da68 [Flang][openmp][1/5] Make Allocate clause part of OmpClause adds f72c384b5ba [Flang][openmp][2/5] Make Default clause part of OmpClause adds b8c37153d53 [clangd] Trim memory periodically when using glibc malloc adds 34958d11c34 [Flang][openmp][3/5] Make ProcBind clause part of OmpClause adds a56280094e0 [LV] Avoid needless fold tail adds e282ae57da2 [Flang][openmp][4/5] Make nowait clause part of OmpClause adds 2f5569f6f67 [mlir] remove deprecated string-based OpBuilder from ODS adds 1a6f43991ff [Flang][openmp][5/5] Make dist_schedule clause part of OmpClause adds a6783cd7b65 [llvm][ARM/AArch64] Convert Target Parser CPU tests to fixtures adds 0a8a2453fb8 [lldb/test] Add GdbRemoteTestCaseFactory to avoid duplicati [...] adds 8d75d902a95 [DebugInfo] Don't use DW_OP_implicit_value for fragments adds 9a6de74d5a9 [MachineLICM] Add llvm debug messages to SinkIntoLoop. NFC. adds c0c0ae16c33 [VPlan] Make VPInstruction a VPDef adds 6fcb0399564 Fold comparison of __builtin_object_size expression with -1 [...] adds 4d59c8fdb95 -fstack-clash-protection: Return an actual error when used [...] adds 781a816d4ca [llvm][Arm/AArch64] Format extension flags in CPU test failures adds 4b3633cf2cb [clangd] Reuse buffer for JSONTransport::sendMessage adds 853770f2413 [gn build] (manually) port b8c37153d5393 adds ba1202a1e4f [PowerPC] Restore stack ptr from base ptr when available adds 00065d5cbd0 Revert "-fstack-clash-protection: Return an actual error wh [...] adds 0f81598cc1f [libc++] Add a 'is-lockfree-runtime-function' lit feature adds 6277bd75dc7 [compiler-rt] Fix atomic_test.c on macOS adds 3b879fc9730 [ASTMatchers] Traverse-ignore range-for implementation details adds b9b62c28677 [AArch64] Add a test for MachineLICM SinkIntoLoop. NFC. adds c4fc8a21d1d [clang-format] NFC keep the code clang-formatted adds 44e74c75e61 [flang][driver] Refactor unit tests for frontend actions (nfc) adds 63a24816f56 [clang][cli] Implement `getAllArgValues` marshalling adds 31b67d2debd [flang][driver] Fix formatting in a test (nfc) adds bef9eb84b2f [clang] NFC: Refactor custom class into a lambda in Compile [...] adds 5b37f0d9708 [MCInstrDesc] [TableGen] Reduce size of MCOperandInfo instances. adds ef4dbb2b7a8 [LV] Use ScalarEvolution::getURemExpr to reduce duplication. adds 28b00ba7311 [openacc][openmp][NFC] Fix typo in comments adds 0586f048d79 [RISCV] Basic jump table lowering adds 3e07b0b9d33 [MLIR] Fix lowering of affine operations with return values adds 0955d8df063 [mlir] Add gpu.memcpy op. adds 8eec7294fea [SVE] Lower vector BITREVERSE and BSWAP operations. adds 9a7895dc208 [Flang][openmp][5.0] Add task_reduction clause. adds 8a58f21f5b6 [PowerPC][Power10] Exploit store rightmost vector element i [...] adds 5c1c8443eb7 [lldb] Abstract scoped timer logic behind LLDB_SCOPED_TIMER (NFC) adds be85b3e4324 Fix some misnamed variables in sve-fixed-length-int-minmax.ll. adds 5d10b8ad595 [ADT] Add resize_for_overwrite method to SmallVector. adds f106b281be2 [tests] precommit a test mentioned in review for D93317 adds ac90bbc9cb8 [LoopDeletion] Add test case where outer loop needs to be deleted. adds f5071489ea8 [ADT] Fix some tests after 5d10b8ad adds e17a00fc87b [lldb] Add SBType::IsScopedEnumerationType method adds 1432ae57bf6 [lldb] Add SBType::GetEnumerationIntegerType method adds 612ddc3117c [OpenMP][Docs] Updated the faq about building an OpenMP off [...] adds 85d4a4bcc71 Revert "Fix memory leak complicated non-type template arguments." adds ab7a60eb410 Revert "Fix MSVC "not all control paths return a value" war [...] adds 20802323339 Revert "[c++20] P1907R1: Support for generalized non-type t [...] adds af0dbaaa38f Revert "Following up on PR48517, fix handling of template a [...] adds 34e72a14611 Revert "DR2064: decltype(E) is only a dependent type if E i [...] adds 1aa10ab2e1d Revert "[Flang][openmp][5.0] Add task_reduction clause." adds b2e734d5f46 Revert "[clangd] zap a few warnings" adds 6283d2aa519 Revert "[LLDB] Unbreak the build after recent clang changes" adds a5311d731e1 [clang-tidy] Handle template instantiations in container si [...] adds ae8f4b2178c [AMDGPU] Folding of FI operand with flat scratch adds 333108e8bef Add a llvm.coro.end.async intrinsic adds 9cb748724ef [OpenMP][Docs] Add FAQ entry about math and complex on GPUs adds 1eb082c2ea4 [OpenMP][Docs] Fixed a typo in the doc that can mislead use [...] adds 7b0f9dd79a3 [OpenMP][Docs] Fix Typo adds 53deef9e0b8 [RISCV] Remove unneeded !eq comparing a single bit value to [...] adds 7ec7788ac17 Try to fix build on Windows adds 57ffbe020af glld/mac] Don't add names of unreferenced symbols to string table adds 0d15d4b6f43 [SLP] use operand index abstraction for number of operands adds f6929c01952 [SLP] add reduction tests for maxnum/minnum intrinsics; NFC adds 3dbe471a260 [clangd] Use atomics instead of locks to track periodic mem [...] adds df6cbd37f57 [mlir] Lower gpu.memcpy to GPU runtime calls. adds f7a26127f21 [clangd] Release notes for b8c37153d5393aad96 adds a781a706b96 [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats adds 8de43b926f0 [mlir] Remove instance methods from LLVMType adds 1c19804ebf4 [OpenMP] Add OpenMP Documentation for Libomptarget environm [...] adds 75a3f326c3d [IR] Add an ImplicitLocOpBuilder helper class for building [...] adds 6dfe5801e01 scudo: Move the configuration for the primary allocator to [...] adds ca4bf58e4ee [AMDGPU] Support unaligned flat scratch in TLI adds d15119a02d9 [AMDGPU][GlobalISel] GlobalISel for flat scratch adds e6b3db6309f scudo: Replace the Cache argument on MapAllocator with a Co [...] adds faac1c02c80 scudo: Move the management of the UseMemoryTagging bit out [...] adds 22cf54a7fba Replace `T(x)` with `reinterpret_cast<T>(x)` everywhere it [...] adds 5bec0828347 VirtRegMap: Use Register adds 29ed846d671 AMDGPU: Fix assert when checking for implicit operand legality adds c8874464b5f [RISCV] Add intrinsics for vslide1up/down, vfslide1up/down [...] adds 42687839980 [RISCV] Add intrinsics for vwmacc[u|su|us] instructions adds ad0a7ad950f [RISCV] Add intrinsics for vf[n]macc/vf[n]msac/vf[n]madd/vf [...] new bac54639c7b AMDGPU: Add spilled CSR SGPRs to entry block live ins new 8bf9cdeaee4 AMDGPU: Use Register new 77fb45e59e4 [lld/mac] Add --version flag new 581d13f8aeb GlobalISel: Return APInt from getConstantVRegVal The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../readability/ContainerSizeEmptyCheck.cpp | 183 +- clang-tools-extra/clangd/CMakeLists.txt | 3 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 31 +- clang-tools-extra/clangd/ClangdLSPServer.h | 12 +- clang-tools-extra/clangd/DumpAST.cpp | 1 - clang-tools-extra/clangd/Features.inc.in | 1 + clang-tools-extra/clangd/FindTarget.cpp | 1 - clang-tools-extra/clangd/JSONTransport.cpp | 11 +- clang-tools-extra/clangd/index/remote/Client.cpp | 3 +- clang-tools-extra/clangd/support/Threading.cpp | 12 + clang-tools-extra/clangd/support/Threading.h | 29 + clang-tools-extra/clangd/tool/ClangdMain.cpp | 28 + .../clangd/unittests/support/ThreadingTests.cpp | 21 + clang-tools-extra/docs/ReleaseNotes.rst | 12 +- .../checkers/readability-container-size-empty.cpp | 218 ++- clang/include/clang/AST/ASTContext.h | 4 +- clang/include/clang/AST/DependenceFlags.h | 6 - clang/include/clang/AST/Expr.h | 14 +- clang/include/clang/AST/PropertiesBase.td | 12 - clang/include/clang/AST/RecursiveASTVisitor.h | 5 +- clang/include/clang/AST/TemplateArgumentVisitor.h | 2 - clang/include/clang/AST/TemplateBase.h | 53 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 + clang/include/clang/Driver/Options.td | 3 +- clang/include/clang/Sema/Sema.h | 7 +- .../include/clang/Serialization/ASTRecordWriter.h | 1 - clang/lib/AST/ASTContext.cpp | 13 +- clang/lib/AST/ASTImporter.cpp | 11 - clang/lib/AST/ASTStructuralEquivalence.cpp | 4 - clang/lib/AST/ComputeDependence.cpp | 13 +- clang/lib/AST/Decl.cpp | 4 - clang/lib/AST/Expr.cpp | 35 +- clang/lib/AST/ExprCXX.cpp | 11 +- clang/lib/AST/ExprConstant.cpp | 101 +- clang/lib/AST/ItaniumMangle.cpp | 48 +- clang/lib/AST/MicrosoftMangle.cpp | 11 - clang/lib/AST/ODRHash.cpp | 2 - clang/lib/AST/StmtProfile.cpp | 6 - clang/lib/AST/TemplateBase.cpp | 127 +- clang/lib/AST/Type.cpp | 20 +- clang/lib/AST/TypeLoc.cpp | 1 - clang/lib/ASTMatchers/ASTMatchFinder.cpp | 16 + clang/lib/CodeGen/CGCall.h | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 8 - clang/lib/CodeGen/CGExprConstant.cpp | 10 +- clang/lib/Format/TokenAnnotator.cpp | 6 +- clang/lib/Frontend/CompilerInvocation.cpp | 53 +- clang/lib/Index/USRGeneration.cpp | 4 - clang/lib/Sema/SemaLookup.cpp | 1 - clang/lib/Sema/SemaOverload.cpp | 19 +- clang/lib/Sema/SemaTemplate.cpp | 232 +-- clang/lib/Sema/SemaTemplateDeduction.cpp | 94 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 16 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 2 - clang/lib/Sema/TreeTransform.h | 12 +- clang/lib/Serialization/ASTReader.cpp | 1 - clang/lib/Serialization/ASTWriter.cpp | 1 - clang/test/CXX/drs/dr20xx.cpp | 12 - clang/test/CodeGenCXX/mangle-ms-templates.cpp | 10 - clang/test/CodeGenCXX/mangle-template.cpp | 40 +- clang/test/CodeGenCXX/template-arguments.cpp | 81 - .../OpenMP/distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- .../distribute_simd_dist_schedule_messages.cpp | 2 +- .../target_parallel_for_simd_collapse_messages.cpp | 2 +- .../target_parallel_for_simd_ordered_messages.cpp | 2 +- .../test/OpenMP/target_simd_collapse_messages.cpp | 2 +- ...get_teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/OpenMP/target_update_from_messages.cpp | 2 +- clang/test/OpenMP/target_update_to_messages.cpp | 2 +- clang/test/OpenMP/task_messages.cpp | 4 +- .../teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/Sema/invalid-bitwidth-expr.mm | 1 - .../SemaCXX/invalid-template-base-specifier.cpp | 4 +- clang/test/SemaCXX/warn-unused-lambda-capture.cpp | 2 +- clang/test/SemaTemplate/dependent-expr.cpp | 7 +- ...ontype_cxx17.cpp => temp_arg_nontype_cxx1z.cpp} | 50 +- clang/test/SemaTemplate/temp_arg_nontype_cxx20.cpp | 80 +- .../test/SemaTemplate/temp_arg_template_cxx1z.cpp | 8 +- clang/tools/libclang/CIndex.cpp | 5 - clang/tools/libclang/CXCursor.cpp | 3 - .../ASTMatchers/ASTMatchersTraversalTest.cpp | 25 + .../unittests/Frontend/CompilerInvocationTest.cpp | 40 + clang/www/cxx_dr_status.html | 2 +- .../lib/scudo/standalone/allocator_config.h | 51 +- compiler-rt/lib/scudo/standalone/combined.h | 32 +- compiler-rt/lib/scudo/standalone/memtag.h | 5 + compiler-rt/lib/scudo/standalone/options.h | 6 + compiler-rt/lib/scudo/standalone/primary32.h | 32 +- compiler-rt/lib/scudo/standalone/primary64.h | 35 +- compiler-rt/lib/scudo/standalone/secondary.h | 14 +- .../lib/scudo/standalone/tests/combined_test.cpp | 25 +- .../lib/scudo/standalone/tests/primary_test.cpp | 62 +- .../lib/scudo/standalone/tests/secondary_test.cpp | 20 +- .../TestCases/Posix/unpoison-alternate-stack.cpp | 1 - compiler-rt/test/asan/TestCases/longjmp.cpp | 1 - compiler-rt/test/builtins/Unit/atomic_test.c | 14 +- flang/include/flang/Parser/dump-parse-tree.h | 2 - flang/include/flang/Parser/parse-tree.h | 7 - flang/lib/Lower/OpenMP.cpp | 10 +- flang/lib/Parser/openmp-parsers.cpp | 16 +- flang/lib/Parser/unparse.cpp | 21 +- flang/lib/Semantics/check-omp-structure.cpp | 10 +- flang/lib/Semantics/check-omp-structure.h | 10 +- flang/test/Frontend/print-preprocessed-file.f90 | 4 +- flang/unittests/Frontend/FrontendActionTest.cpp | 178 +- .../atomics/atomics.align/align.pass.pass.cpp | 2 +- libcxx/utils/libcxx/test/features.py | 11 +- lld/COFF/Options.td | 2 +- lld/MachO/Driver.cpp | 7 +- lld/MachO/Options.td | 4 +- lld/MachO/SyntheticSections.cpp | 22 +- lld/test/MachO/driver.test | 4 +- lld/test/MachO/symtab.s | 6 +- lldb/bindings/interface/SBType.i | 6 + lldb/include/lldb/API/SBType.h | 5 + lldb/include/lldb/Symbol/CompilerType.h | 4 + lldb/include/lldb/Symbol/TypeSystem.h | 5 + lldb/include/lldb/Utility/Timer.h | 7 + lldb/include/lldb/lldb-enumerations.h | 1 - lldb/packages/Python/lldbsuite/test/decorators.py | 2 - .../test/tools/lldb-server/gdbremote_testcase.py | 33 + lldb/source/API/SBType.cpp | 20 + lldb/source/API/SystemInitializerFull.cpp | 3 - lldb/source/Commands/CommandObjectTarget.cpp | 3 +- lldb/source/Core/Disassembler.cpp | 4 +- lldb/source/Core/Mangled.cpp | 7 +- lldb/source/Core/Module.cpp | 43 +- .../Initialization/SystemInitializerCommon.cpp | 6 +- lldb/source/Interpreter/CommandInterpreter.cpp | 10 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 5 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 4 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 4 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 3 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 3 +- .../Python/ScriptInterpreterPython.cpp | 9 +- .../Plugins/SymbolFile/DWARF/DWARFDebugAranges.cpp | 3 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 8 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 3 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 19 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 12 +- .../Plugins/SymbolVendor/ELF/SymbolVendorELF.cpp | 3 +- .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 3 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 24 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 5 + lldb/source/Symbol/CompileUnit.cpp | 3 +- lldb/source/Symbol/CompilerType.cpp | 12 + lldb/source/Symbol/DWARFCallFrameInfo.cpp | 3 +- lldb/source/Symbol/LocateSymbolFile.cpp | 9 +- lldb/source/Symbol/ObjectFile.cpp | 8 +- lldb/source/Symbol/Symtab.cpp | 26 +- lldb/source/Target/Target.cpp | 4 +- lldb/source/Target/TargetList.cpp | 7 +- lldb/test/API/python_api/type/TestTypeList.py | 23 + lldb/test/API/python_api/type/main.cpp | 7 + .../API/tools/lldb-server/TestGdbRemoteExitCode.py | 39 +- .../API/tools/lldb-server/TestGdbRemoteKill.py | 18 +- .../tools/lldb-server/TestGdbRemoteModuleInfo.py | 11 +- .../tools/lldb-server/TestGdbRemoteProcessInfo.py | 80 +- .../lldb-server/TestGdbRemoteRegisterState.py | 23 +- .../tools/lldb-server/TestGdbRemoteSingleStep.py | 14 +- .../lldb-server/TestGdbRemoteThreadsInStopReply.py | 100 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 3 - llvm/docs/Coroutines.rst | 42 + llvm/include/llvm/ADT/SmallVector.h | 14 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 11 +- llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 3 + llvm/include/llvm/CodeGen/VirtRegMap.h | 8 +- llvm/include/llvm/Frontend/OpenMP/OMP.td | 8 +- llvm/include/llvm/IR/Intrinsics.td | 2 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 84 + llvm/include/llvm/IR/SymbolTableListTraits.h | 8 +- llvm/include/llvm/MC/MCInstrDesc.h | 31 +- llvm/include/llvm/Object/Binary.h | 4 +- llvm/include/llvm/Option/OptParser.td | 6 + llvm/lib/Analysis/MemoryBuiltins.cpp | 12 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 10 +- llvm/lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp | 7 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 28 +- .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 30 +- llvm/lib/CodeGen/LiveRangeEdit.cpp | 2 +- llvm/lib/CodeGen/MachineLICM.cpp | 55 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 19 +- llvm/lib/Object/COFFObjectFile.cpp | 24 +- llvm/lib/Object/ELFObjectFile.cpp | 3 +- llvm/lib/Object/XCOFFObjectFile.cpp | 4 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 23 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 6 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 47 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerCombiner.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerLowering.cpp | 2 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 22 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 8 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 81 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 26 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 8 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 57 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 15 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 3 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 7 + llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 19 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 4 + llvm/lib/Target/CSKY/CMakeLists.txt | 2 + llvm/lib/Target/CSKY/CSKYInstrInfo.td | 6 +- llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt | 15 + .../Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp | 69 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h | 39 + .../CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp | 45 + .../lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp | 25 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h | 29 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp | 71 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h | 61 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp | 62 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h | 48 + llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 5 - llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp | 9 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 9 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 25 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 18 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 1 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 304 ++- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 3 + .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 8 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 46 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 2 +- llvm/lib/Transforms/Coroutines/CoroEarly.cpp | 7 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 19 +- llvm/lib/Transforms/Coroutines/CoroInstr.h | 40 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 4 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 100 +- llvm/lib/Transforms/Coroutines/Coroutines.cpp | 25 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 26 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 22 +- llvm/lib/Transforms/Vectorize/VPlan.h | 23 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 8 +- .../CodeGen/AArch64/machine-licm-sink-instr.ll | 176 ++ .../CodeGen/AArch64/sve-fixed-length-int-minmax.ll | 48 +- llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll | 643 +++++++ .../CodeGen/AArch64/sve-intrinsics-reversal.ll | 35 - llvm/test/CodeGen/AArch64/sve-rev.ll | 97 + .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 759 ++++++++ llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 11 +- .../CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir | 35 + llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir | 88 + .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 2 +- llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 16 + llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll | 69 +- llvm/test/CodeGen/PowerPC/aix-base-pointer.ll | 4 +- llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll | 261 +-- llvm/test/CodeGen/PowerPC/pr46759.ll | 2 +- llvm/test/CodeGen/PowerPC/stack-clash-prologue.ll | 16 +- llvm/test/CodeGen/PowerPC/stack-realign.ll | 4 +- .../CodeGen/PowerPC/store-rightmost-vector-elt.ll | 109 ++ llvm/test/CodeGen/RISCV/jumptable.ll | 349 +++- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 856 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 1142 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 512 +++++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 698 +++++++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 523 +++++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 713 +++++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1045 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1333 +++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 757 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 1009 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 361 ++++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 481 +++++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 361 ++++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 481 +++++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 757 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 1009 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 757 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 1009 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 757 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 1009 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 1681 ++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 2017 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 1021 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 1225 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 1021 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 1225 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 1681 ++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 2017 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 1681 ++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 2017 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 1261 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1513 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 1261 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1513 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 1681 ++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 2017 ++++++++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 800 ++++++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 978 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll | 24 + llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 1000 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 1034 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 1412 ++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 1034 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 1412 ++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 1034 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 1412 ++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 516 +++++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 704 +++++++ llvm/test/CodeGen/WebAssembly/simd-build-vector.ll | 6 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 10 +- llvm/test/CodeGen/WebAssembly/simd-load-splat.ll | 2 +- .../WebAssembly/simd-load-store-alignment.ll | 36 +- .../CodeGen/WebAssembly/simd-nested-shuffles.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd-offset.ll | 96 +- .../WebAssembly/simd-shift-complex-splats.ll | 2 +- .../CodeGen/WebAssembly/simd-shuffle-bitcast.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd.ll | 48 +- .../CodeGen/X86/masked_gather_scatter_widen.ll | 297 +++ llvm/test/DebugInfo/X86/implicit_value-double.ll | 24 +- llvm/test/MC/Disassembler/WebAssembly/wasm.txt | 2 +- llvm/test/MC/WebAssembly/simd-encodings.s | 24 +- llvm/test/Transforms/Coroutines/coro-async.ll | 67 +- .../InstCombine/builtin-dynamic-object-size.ll | 57 +- .../Transforms/InstCombine/limit-max-iterations.ll | 39 - .../AMDGPU/adjust-alloca-alignment.ll | 35 +- .../LoopDeletion/noop-loops-with-subloops.ll | 172 ++ .../LoopVectorize/dont-fold-tail-for-const-TC.ll | 69 + .../dont-fold-tail-for-divisible-TC.ll | 62 + llvm/test/Transforms/LoopVectorize/loop-form.ll | 88 + llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 147 ++ llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 147 ++ llvm/tools/llvm-readobj/ELFDumper.cpp | 12 +- llvm/unittests/ADT/SmallVectorTest.cpp | 25 + llvm/unittests/Support/TargetParserTest.cpp | 1112 ++++++----- llvm/utils/TableGen/DirectiveEmitter.cpp | 6 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 5 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 6 +- .../StandardToLLVM/ConvertStandardToLLVM.h | 3 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 35 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 28 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 75 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 9 +- mlir/include/mlir/IR/ImplicitLocOpBuilder.h | 123 ++ mlir/include/mlir/IR/OpBase.td | 19 +- .../AffineToStandard/AffineToStandard.cpp | 125 +- mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 102 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 80 +- mlir/lib/Conversion/GPUCommon/GPUOpsLowering.h | 18 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 9 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 45 +- .../Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.cpp | 8 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 159 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 22 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 6 +- mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 18 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 211 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 170 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 5 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 19 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 45 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 4 +- .../Conversion/AffineToStandard/lower-affine.mlir | 125 ++ .../lower-memcpy-to-gpu-runtime-calls.mlir | 19 + mlir/test/Dialect/GPU/invalid.mlir | 14 + mlir/test/Dialect/GPU/ops.mlir | 11 + mlir/test/Dialect/LLVMIR/invalid.mlir | 8 +- mlir/test/mlir-tblgen/op-decl.td | 4 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 7 + .../mlir-rocm-runner/rocm-runtime-wrappers.cpp | 5 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 44 +- openmp/docs/SupportAndFAQ.rst | 50 +- openmp/docs/design/Runtimes.rst | 82 + 395 files changed, 74386 insertions(+), 3579 deletions(-) mode change 100644 => 100755 clang/lib/Format/TokenAnnotator.cpp delete mode 100644 clang/test/CodeGenCXX/template-arguments.cpp rename clang/test/SemaTemplate/{temp_arg_nontype_cxx17.cpp => temp_arg_nontype_cxx [...] create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h create mode 100644 llvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-rev.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll create mode 100644 llvm/test/CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir create mode 100644 llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir create mode 100644 llvm/test/CodeGen/PowerPC/store-rightmost-vector-elt.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll delete mode 100644 llvm/test/Transforms/InstCombine/limit-max-iterations.ll create mode 100644 llvm/test/Transforms/LoopDeletion/noop-loops-with-subloops.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-const-TC.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-divisible-TC.ll create mode 100644 mlir/include/mlir/IR/ImplicitLocOpBuilder.h create mode 100644 mlir/test/Conversion/GPUCommon/lower-memcpy-to-gpu-runtime-calls.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (26f2d1dd7 -> d50042cc6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 26f2d1dd7 0: update: llvm-linux-qemu: 19158 new d50042cc6 0: update: llvm-linux-qemu: 19158 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (26f2d1dd7) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 237 +- 02-prepare_abe/console.log | 402 +- 03-build_llvm/console.log | 13853 +++++++++++++-------------- 04-build_linux/console.log | 900 +- 07-check_regression/console.log | 18 +- 07-check_regression/results.regressions | 3 +- 08-update_baseline/console.log | 41 + 08-update_baseline/results.regressions | 3 +- console.log | 15451 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 10 files changed, 15462 insertions(+), 15454 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2020