Tcwg-commits December 2020

tcwg-commits@lists.linaro.org

4 participants
11568 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (6338a0360 -> 258051b4f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 6338a0360 0: update: llvm-linux-qemu: all new 258051b4f 0: update: llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6338a0360) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 446 +- 03-build_llvm/console.log | 13768 +++++++++++++------------ 04-build_linux/console.log | 650 +- 05-build_abe-qemu/console.log | 6179 +++++------ 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 2 +- console.log | 21177 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 10 files changed, 21176 insertions(+), 21186 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[binutils-gdb] branch master updated (99d8bab0c12 -> f8676776828)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 99d8bab0c12 SHF_GNU_RETAIN 7a and 7b tests new f8676776828 gdb/gdbtypes.h: Fix comparison of uninitialized values The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/ChangeLog | 5 +++++ gdb/gdbtypes.c | 8 +++++--- 2 files changed, 10 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig updated (65fcf1c2d7f -> e73caa0fc12)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig in repository toolchain/ci/gcc. from 65fcf1c2d7f Daily bump. adds a5bcb9487dd i386: Fix __builtin_trunc with FE_DOWNWARD rounding directi [...] adds ec498ed3d0f rs6000: Update the processor defaults for FreeBSD adds 97014e4ada4 c++: Copy elision and [[no_unique_address]]. [PR93711] adds f5cea9c5c4f c++: Fix constexpr array ICE [PR98332] adds e73caa0fc12 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 13 +++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386-expand.c | 27 +++++++------- gcc/config/rs6000/freebsd64.h | 5 ++- gcc/cp/ChangeLog | 17 +++++++++ gcc/cp/call.c | 45 +++++++++++++++--------- gcc/cp/constexpr.c | 4 +-- gcc/cp/cp-tree.h | 1 + gcc/cp/init.c | 3 +- gcc/cp/typeck2.c | 12 ++++++- gcc/testsuite/ChangeLog | 18 ++++++++++ gcc/testsuite/g++.dg/cpp0x/constexpr-overflow3.C | 7 ++++ gcc/testsuite/g++.dg/cpp1z/aggr-base10.C | 16 +++++++++ gcc/testsuite/g++.dg/cpp2a/no_unique_address7.C | 13 +++++++ gcc/testsuite/g++.dg/cpp2a/no_unique_address7a.C | 14 ++++++++ gcc/testsuite/gcc.target/i386/pr96793-1.c | 28 +++++++++++++++ 16 files changed, 187 insertions(+), 38 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-overflow3.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/aggr-base10.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address7.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address7a.C create mode 100644 gcc/testsuite/gcc.target/i386/pr96793-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig updated (8f9eec44b3 -> abd0dcd37f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig in repository toolchain/ci/binutils-gdb. from 8f9eec44b3 Automatic date update in version.in adds abd0dcd37f Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig updated (62b2483a9 -> 820973f2d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards 62b2483a9 0: update: binutils-gcc-linux-qemu: all new 820973f2d 0: update: binutils-gcc-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (62b2483a9) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 110 +- 02-prepare_abe/console.log | 440 +- 03-build_abe-binutils/console.log | 11707 +++++----- 04-build_abe-stage1/console.log | 18402 ++++++++------- 05-build_linux/console.log | 858 +- 06-build_abe-qemu/console.log | 4416 ++-- 07-boot_linux/console.log | 2 +- 08-check_regression/console.log | 6 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 2 +- 09-update_baseline/results.regressions | 2 +- console.log | 35943 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 13 files changed, 35936 insertions(+), 35966 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Oz_LTO updated (d36e7708e -> c63ca5f4d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards d36e7708e 0: update: glibc-bcf47eb0fba4c6278aadd6a377d6b7b3f673e17c: 1 new c63ca5f4d 0: update: llvm-22cf54a7fba670642c121684ac3c7ff7e35dfa5c: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d36e7708e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 12 +- 02-prepare_abe/console.log | 436 +- 03-build_abe-binutils/console.log | 10736 +- 04-build_abe-stage1/console.log | 19612 ++-- 05-build_abe-linux/console.log | 200 +- 06-build_abe-glibc/console.log | 35307 +++--- 07-build_abe-stage2/console.log | 44788 ++++---- 08-build_llvm-true/console.log | 13469 +-- 10-benchmark--Oz_LTO_mthumb/benchmark-start.log | 2 +- 10-benchmark--Oz_LTO_mthumb/benchmark.log | 21 +- 10-benchmark--Oz_LTO_mthumb/console.log | 219 +- 11-check_regression/console.log | 717 +- 11-check_regression/results-0.csv | 133 +- 11-check_regression/results-1.csv | 137 +- 11-check_regression/results-brief.csv | 38 +- 11-check_regression/results-compare.csv | 1 - 11-check_regression/results-full.csv | 143 +- 11-check_regression/results.csv | 45 +- 11-check_regression/results.log | 2860 +- 12-update_baseline/console.log | 725 +- 12-update_baseline/results-0.csv | 133 +- 12-update_baseline/results-1.csv | 137 +- 12-update_baseline/results-brief.csv | 38 +- 12-update_baseline/results-compare.csv | 1 - 12-update_baseline/results-full.csv | 143 +- 12-update_baseline/results.csv | 45 +- 12-update_baseline/results.log | 2830 +- console.log | 126427 ++++++++++----------- jenkins/manifest.sh | 12 +- results_id | 2 +- 30 files changed, 129559 insertions(+), 129810 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (3bf7d47a977 -> 90177912a4d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/llvm-project. from 3bf7d47a977 [NFC][InstructionCost] Remove isValid() asserts in SLPVecto [...] adds 27b7d646886 [clang][cli] Streamline MarshallingInfoFlag description adds 70410a26494 [clang][cli] Let denormalizer decide how to render the opti [...] adds 5a85526728c [clang] Use enum for LangOptions::SYCLVersion instead of unsigned adds 93da221eaf7 [VP][NFC] ISD::VP_Sub -> ISD::VP_SUB adds cd608dc8d3e [VPlan] Use VPDef for VPInterleaveRecipe. adds d99e4a4840d [VE] Support RETURNADDR adds 5e273b845bc [VE] Support STACKSAVE and STACKRESTORE adds d6abd7317a2 [flang][driver] Make the names of files created in unit tes [...] adds 06b83fd6c75 [TableGen] NFC: Switch to range-based for loops in OptParse [...] adds 164bcbd40e6 [TableGen] NFC: Rename variables in OptParserEmitter adds a3a896d1cdc [VE] Optimize LEA combinations adds b2ba6867eac Refactoring the attribute plugin example to fit the new API adds 6f45049fb6e [Statepoints] Disable VReg lowering for values used on exce [...] adds f2508923737 [VPlan] Make VPRecipeBase inherit from VPDef. adds 8c2ad9e85f6 [VE] Correct VMP allocation in calling conv adds d6118759f30 [InstSimplify] add tests for inverted logic operands; NFC adds 38ca7face67 [InstSimplify] reduce logic with inverted add/sub ops adds 3a675c777dd [TableGen] Add the !substr() bang operator adds 88c5b500606 [AggressiveInstCombine] Generalize foldGuardedRotateToFunne [...] adds d56982b6f5f Remove unused variables. adds 554eb1f6dc4 Revert "[TableGen] Add the !substr() bang operator" adds e25afcfa51a [ELF][PPC64] Detect missing R_PPC64_TLSGD/R_PPC64_TLSLD and [...] adds fb3c1b3de5c [ELF] Reject local-exec TLS relocations for -shared adds 9a93f95fce9 [clang] Fix expected errors in plugin attribute example adds 26c8f9081b6 [mlir[[vector] Extend Transfer read/write ops to support te [...] adds a323682dcbf [AMDGPU][MC][NFC] Lit tests cleanup adds 8ab5770a17f [AMDGPU][MC][NFC] Parser refactoring adds f4f49d9d0d6 [AMDGPU][MC][NFC] Fix for sanitizer error in 8ab5770 adds bb8d20d9f3b [cuda][hip] Fix typoes in header wrappers. adds dfa40840e0e scudo: Remove ANDROID_EXPERIMENTAL_MTE macro. adds 43def795aac Update references to 'master' branch. adds 82bd64fff63 [AA] byval argument is identified function local adds 3fa2d37eb3f [clangd][NFC] Improve clangd status messages adds 3f3ab03ab7b [lldb] Remove anonymous namespace from NativeRegisterContex [...] adds a817594de92 [lld-macho][nfc] Clean up tests adds 0f8224c2104 [lld-macho][nfc] Remove %T from headerpad.s adds 8f933a4e931 [openacc] Use TableGen enum for default clause value adds b7ae1d3d2b1 [mlir][Linalg] Revisit the Linalg on tensors abstraction adds bd2e83333ec [lldb] [Process/FreeBSDRemote] Remove anonymous namespace adds 9d2529a38b3 [MLIR][Docs] Fix a small typo in documentation. adds 7c7b55b9851 [mlir][vector] Extend vector unroll to all element-wise ops adds ffba47df764 Revert "[AMDGPU][HIP] Switch default DWARF version to 5" adds 76f4f42ebaf [NewPM] Add TargetMachine method to add alias analyses adds d33abc337c7 Migrate MCContext::createTempSymbol call sites to AlwaysAdd [...] adds d9a0c40bce5 [MC] Split MCContext::createTempSymbol, default AlwaysAddSu [...] adds 9a8cab8bacc [mlir][sparse] adjust output tensor to synthetic tensor adds ed73a78924a [RISCV] Define the vand, vor and vxor RVV intrinsics adds 0935b0c8695 [NFC] Remove unused function adds be961374611 [MLIR][SPIRVToLLVM] Updated documentation on spirv-cpu-runner adds 4ad0cfd4de4 llvm-profgen: Parse command line arguments after initializi [...] adds 7f40bb3b044 HowToReleaseLLVM: Update document to match the current rele [...] adds 6bbb04a732c [Driver] Default Generic_GCC ppc/ppc64/ppc64le to -fasynchr [...] adds c60a58f8d43 [InstCombine] Add check of i1 types in select-to-zext/sext [...] adds 83274a0773f [mlir] Add SmallVector sizes adds 704981b4373 [RISCV] Update vmv.v.v-rv32.ll and vmv.v.v-rv64.ll to test [...] adds e18734f87a6 [RISCV] Use more precise type constraints for the vmv.v.v a [...] adds d7a6f3a1056 [LoopNest] Extend `LPMUpdater` and adaptor to handle loop-n [...] adds 8c85aae6c5b [MC][test] Reorganize .cfi_* tests adds 6e2af4d6046 Revert "[mlir] Add SmallVector sizes" adds b15ba2cf6fd [RISCV] Add intrinsics for vmacc/vnmsac/vmadd/vnmsub instructions adds 13f439a1872 [lld/mac] Implement support for private extern symbols adds dbb01536f6f scan-view: Remove Reporter.py and associated AppleScript files adds ec17c4f0755 [CSKY 3/n] Add bare-bones C-SKY MCTargetDesc adds e8ade4569b7 [LegalizeType] When LegalizeType procedure widens a masked_ [...] adds 7a2c8be641d [RISCV] Define vleff intrinsics. adds 9a8ef927df3 [RISCV] Define vector compare intrinsics. adds 442aac5da68 [Flang][openmp][1/5] Make Allocate clause part of OmpClause adds f72c384b5ba [Flang][openmp][2/5] Make Default clause part of OmpClause adds b8c37153d53 [clangd] Trim memory periodically when using glibc malloc adds 34958d11c34 [Flang][openmp][3/5] Make ProcBind clause part of OmpClause adds a56280094e0 [LV] Avoid needless fold tail adds e282ae57da2 [Flang][openmp][4/5] Make nowait clause part of OmpClause adds 2f5569f6f67 [mlir] remove deprecated string-based OpBuilder from ODS adds 1a6f43991ff [Flang][openmp][5/5] Make dist_schedule clause part of OmpClause adds a6783cd7b65 [llvm][ARM/AArch64] Convert Target Parser CPU tests to fixtures adds 0a8a2453fb8 [lldb/test] Add GdbRemoteTestCaseFactory to avoid duplicati [...] adds 8d75d902a95 [DebugInfo] Don't use DW_OP_implicit_value for fragments adds 9a6de74d5a9 [MachineLICM] Add llvm debug messages to SinkIntoLoop. NFC. adds c0c0ae16c33 [VPlan] Make VPInstruction a VPDef adds 6fcb0399564 Fold comparison of __builtin_object_size expression with -1 [...] adds 4d59c8fdb95 -fstack-clash-protection: Return an actual error when used [...] adds 781a816d4ca [llvm][Arm/AArch64] Format extension flags in CPU test failures adds 4b3633cf2cb [clangd] Reuse buffer for JSONTransport::sendMessage adds 853770f2413 [gn build] (manually) port b8c37153d5393 adds ba1202a1e4f [PowerPC] Restore stack ptr from base ptr when available adds 00065d5cbd0 Revert "-fstack-clash-protection: Return an actual error wh [...] adds 0f81598cc1f [libc++] Add a 'is-lockfree-runtime-function' lit feature adds 6277bd75dc7 [compiler-rt] Fix atomic_test.c on macOS adds 3b879fc9730 [ASTMatchers] Traverse-ignore range-for implementation details adds b9b62c28677 [AArch64] Add a test for MachineLICM SinkIntoLoop. NFC. adds c4fc8a21d1d [clang-format] NFC keep the code clang-formatted adds 44e74c75e61 [flang][driver] Refactor unit tests for frontend actions (nfc) adds 63a24816f56 [clang][cli] Implement `getAllArgValues` marshalling adds 31b67d2debd [flang][driver] Fix formatting in a test (nfc) adds bef9eb84b2f [clang] NFC: Refactor custom class into a lambda in Compile [...] adds 5b37f0d9708 [MCInstrDesc] [TableGen] Reduce size of MCOperandInfo instances. adds ef4dbb2b7a8 [LV] Use ScalarEvolution::getURemExpr to reduce duplication. adds 28b00ba7311 [openacc][openmp][NFC] Fix typo in comments adds 0586f048d79 [RISCV] Basic jump table lowering adds 3e07b0b9d33 [MLIR] Fix lowering of affine operations with return values adds 0955d8df063 [mlir] Add gpu.memcpy op. adds 8eec7294fea [SVE] Lower vector BITREVERSE and BSWAP operations. adds 9a7895dc208 [Flang][openmp][5.0] Add task_reduction clause. adds 8a58f21f5b6 [PowerPC][Power10] Exploit store rightmost vector element i [...] adds 5c1c8443eb7 [lldb] Abstract scoped timer logic behind LLDB_SCOPED_TIMER (NFC) adds be85b3e4324 Fix some misnamed variables in sve-fixed-length-int-minmax.ll. adds 5d10b8ad595 [ADT] Add resize_for_overwrite method to SmallVector. adds f106b281be2 [tests] precommit a test mentioned in review for D93317 adds ac90bbc9cb8 [LoopDeletion] Add test case where outer loop needs to be deleted. adds f5071489ea8 [ADT] Fix some tests after 5d10b8ad adds e17a00fc87b [lldb] Add SBType::IsScopedEnumerationType method adds 1432ae57bf6 [lldb] Add SBType::GetEnumerationIntegerType method adds 612ddc3117c [OpenMP][Docs] Updated the faq about building an OpenMP off [...] adds 85d4a4bcc71 Revert "Fix memory leak complicated non-type template arguments." adds ab7a60eb410 Revert "Fix MSVC "not all control paths return a value" war [...] adds 20802323339 Revert "[c++20] P1907R1: Support for generalized non-type t [...] adds af0dbaaa38f Revert "Following up on PR48517, fix handling of template a [...] adds 34e72a14611 Revert "DR2064: decltype(E) is only a dependent type if E i [...] adds 1aa10ab2e1d Revert "[Flang][openmp][5.0] Add task_reduction clause." adds b2e734d5f46 Revert "[clangd] zap a few warnings" adds 6283d2aa519 Revert "[LLDB] Unbreak the build after recent clang changes" adds a5311d731e1 [clang-tidy] Handle template instantiations in container si [...] adds ae8f4b2178c [AMDGPU] Folding of FI operand with flat scratch adds 333108e8bef Add a llvm.coro.end.async intrinsic adds 9cb748724ef [OpenMP][Docs] Add FAQ entry about math and complex on GPUs adds 1eb082c2ea4 [OpenMP][Docs] Fixed a typo in the doc that can mislead use [...] adds 7b0f9dd79a3 [OpenMP][Docs] Fix Typo adds 53deef9e0b8 [RISCV] Remove unneeded !eq comparing a single bit value to [...] adds 7ec7788ac17 Try to fix build on Windows adds 57ffbe020af glld/mac] Don't add names of unreferenced symbols to string table adds 0d15d4b6f43 [SLP] use operand index abstraction for number of operands adds f6929c01952 [SLP] add reduction tests for maxnum/minnum intrinsics; NFC adds 3dbe471a260 [clangd] Use atomics instead of locks to track periodic mem [...] adds df6cbd37f57 [mlir] Lower gpu.memcpy to GPU runtime calls. adds f7a26127f21 [clangd] Release notes for b8c37153d5393aad96 adds a781a706b96 [WebAssembly][SIMD] Rename shuffle, swizzle, and load_splats adds 8de43b926f0 [mlir] Remove instance methods from LLVMType adds 1c19804ebf4 [OpenMP] Add OpenMP Documentation for Libomptarget environm [...] adds 75a3f326c3d [IR] Add an ImplicitLocOpBuilder helper class for building [...] adds 6dfe5801e01 scudo: Move the configuration for the primary allocator to [...] adds ca4bf58e4ee [AMDGPU] Support unaligned flat scratch in TLI adds d15119a02d9 [AMDGPU][GlobalISel] GlobalISel for flat scratch adds e6b3db6309f scudo: Replace the Cache argument on MapAllocator with a Co [...] adds faac1c02c80 scudo: Move the management of the UseMemoryTagging bit out [...] adds 22cf54a7fba Replace `T(x)` with `reinterpret_cast<T>(x)` everywhere it [...] adds 5bec0828347 VirtRegMap: Use Register adds 29ed846d671 AMDGPU: Fix assert when checking for implicit operand legality adds c8874464b5f [RISCV] Add intrinsics for vslide1up/down, vfslide1up/down [...] adds 42687839980 [RISCV] Add intrinsics for vwmacc[u|su|us] instructions adds ad0a7ad950f [RISCV] Add intrinsics for vf[n]macc/vf[n]msac/vf[n]madd/vf [...] adds bac54639c7b AMDGPU: Add spilled CSR SGPRs to entry block live ins adds 8bf9cdeaee4 AMDGPU: Use Register adds 77fb45e59e4 [lld/mac] Add --version flag adds 581d13f8aeb GlobalISel: Return APInt from getConstantVRegVal adds e6fde1ae7df [MemorySSA] Use is_contained (NFC) adds efe7f5ede0b [WebAssembly][NFC] Refactor SIMD load/store tablegen defs adds 3c707d73f26 [NewGVN] Remove for_each_found (NFC) adds 0219cf7dfaf [NewPM] Fix objc-arc-apelim pass typo adds 4d479443934 [RISCV] Define the vfmin, vfmax RVV intrinsics adds 032600b9aef [RISCV] Define vmerge/vfmerge intrinsics. adds bdef1f87aba [llvm-readobj] - Dump the ELF file type better. adds 6301871d06d [RISCV] Add intrinsics for vfwmacc, vfwnmacc, vfwmsac, vfwn [...] adds 221fdedc692 [AMDGPU][GlobalISel] Fold flat vgpr + constant addresses adds 65ba0cd3955 [mlir] Modernize std-to-llvm operation conversion doc adds 8451d4872ed [mlir] NFC: Remove ConvertToLLVMPattern::getDataPtr(). All [...] adds 32a884c9c52 [mlir] Add translation of omp.wsloop to LLVM IR adds 19a0d0a40ce [mlir] Rename ConvertToLLVMPattern::isSupportedMemRefType() [...] adds 25a02c3d1a6 Revert "PR24076, PR33655, C++ CWG 1558: Consider the instan [...] adds eb9483b2105 [format] Add overload to parseConfiguration that accept llv [...] adds 7ed9cfc7b19 [mlir] Remove static constructors from LLVMType adds c3acda0798f [VE] Vector 'and' isel and tests adds acaa6e4260c [NFC] Uniquify 'const' in TargetTransformInfoImpl.h adds a9f14cdc620 [ARM] Add bank conflict hazarding adds 6e603464959 [OpenMP] Fixing Typo in Documentation adds 5426b2f9ed9 [clang-format] PR48535 clang-format Incorrectly Removes Spa [...] adds 031743cb5b3 [clang-format] PR48539 ReflowComments breaks Qt translation [...] adds 1d0dc9be6d7 [MLIR][SPIRV] Add rewrite pattern to convert select+cmp int [...] adds 2522fa053b6 [clangd] Do not take stale definition from the static index. adds 9fb074e7bb1 [BPI] Improve static heuristics for "cold" paths. adds e122a71a0a2 [TableGen] Add the !substr() bang operator adds 9d1140e18e6 [lld-macho] Simulator & DriverKit executables should always be PIE adds 631501b1f90 [OpenMP] Fixing typo on memory size in Documenation adds 7ad666798f1 Revert 741978d727 and things that landed on top of it. adds 42980a789d2 [mlir][spirv] Convert functions returning one value adds fcf9479f7d6 [lldb] Don't instrument demangling. adds a9448872fec [lldb] Refactor and simplify GetCommandSPExact interface adds e0110a47402 [RISCV] Add intrinsics for vfmv.v.f adds b920adf3b4f This is a test commit adds 3b3a9d24188 Updated GettingInvolved.md to reflect Flang Biweekly Call changes adds b1191c84380 [IROutliner] Adding support for elevating constants that ar [...] adds bbd758a7913 Revert "This is a test commit" adds 1876a2914fe Revert more changes that landed on top of 741978d727 adds 74186880ba9 [mlir][vector] Add more vector Ops canonicalization adds 4c37453a04f clang: Build and run FrontendTests with CLANG_ENABLE_STATIC [...] adds e1248447092 [LoopIdiom] Introduce 'left-shift until bittest' idiom adds cb2e5980bae [LoopIdiom] 'left-shift until bittest' idiom: support const [...] adds a0ddc61c5b9 [LoopIdiom] 'left-shift until bittest' idiom: support canon [...] adds 2b61e7c68cd [LoopIdiom] 'left-shift until bittest' idiom: support rewri [...] adds a16fbff17d3 [mlir][spirv] Create a pass for testing SCFToSPIRV patterns adds 34e70d722df Append ".__part." to every basic block section symbol. adds 930c74f12d7 [mlir][spirv] NFC: rename SPIR-V conversion files for consistency adds 897990e614c [IROutliner] Use isa instead of dyn_cast where the casted v [...] adds ae895ac4b9f [mlir][spirv] De-template deserialization adds fc41777702a [mlir][spirv] De-template serialization adds de127d83d81 [InstCombine] Add tests for PR48577 (NFC) adds 899faa50f20 [InstCombine] Check inbounds in load/store of gep null tran [...] adds 1a7ac29a89f [RISCV] Add ISel support for RVV vector/scalar forms adds c7e825b910a [format][NFC] Use unsigned char as the base of all enums in [...] adds 87087a02ae4 [InstCombine] Add tests for gep of null (NFC) adds eb79fd3c928 [InstCombine] Fold gep inbounds of null to null adds 759b8c11c39 [InstCombine] Handle different pointer types when folding g [...] adds cce473e0c56 [IRSim] Adding commutativity matching to structure checking adds 05039266024 [IRSim] Adding support for isomorphic predicates adds f8079355c60 [InstCombine] canonicalizeAbsNabs(): don't propagate NSW fl [...] adds 374f1d81feb [clang-format] Fix handling of TextProto comments adds 47877c9079c [clang-format] Add SpaceBeforeCaseColon option adds 45a4f34bd19 Revert "[IRSim] Adding support for isomorphic predicates" adds 74b3acefc7b [clangd] Fix case mismatch crash on in CDB on windows after [...] adds d97e9f1a3d8 [lldb] Simplify ObjectFile::FindPlugin (NFC) adds 7143923f86b Fix lldb test failure due to D93082. adds be89d7460b6 [lld][test] Relax test assertion of cmake defaults appearin [...] adds 747f67e034a [AMDGPU] Fix adjustWritemask subreg handling adds 245218bb355 Basic: Support named pipes natively in SourceManager and Fi [...] adds 3ee43adfb20 Basic: Add native support for stdin to SourceManager and Fi [...] adds ca1ab0c66d1 [mlir] Add tensor passes to passes.md adds d29f93bda51 [DAGCombiner] Don't create sexts of deleted xors when they [...] adds 69132d12dea [Clang] Reverse test to save on indentation. NFC. adds 48ad8194a56 [IRSim] Adding support for isomorphic predicates adds db7a2f347f1 Precommit transform tests that have poison as insertelement [...] adds 30365472489 Precommit analysis/etc tests for inselt poison placeholder adds 9939cf5a564 [ExecutionEngine, Linker] Use erase_if (NFC) adds 200b15af45a [Analysis] Remove spliceFunction (NFC) adds b8cb1802a8a [obj2yaml] - Dump the content of a broken GNU hash table properly. adds 90177912a4d Revert "[InstCombine] Fold gep inbounds of null to null" No new revisions were added by this update. Summary of changes: .../readability/ContainerSizeEmptyCheck.cpp | 183 +- clang-tools-extra/clangd/CMakeLists.txt | 3 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 31 +- clang-tools-extra/clangd/ClangdLSPServer.h | 12 +- clang-tools-extra/clangd/ClangdServer.cpp | 8 +- clang-tools-extra/clangd/DumpAST.cpp | 1 - clang-tools-extra/clangd/Features.inc.in | 1 + clang-tools-extra/clangd/FindTarget.cpp | 1 - .../clangd/GlobalCompilationDatabase.cpp | 11 +- clang-tools-extra/clangd/JSONTransport.cpp | 11 +- clang-tools-extra/clangd/TUScheduler.cpp | 2 +- clang-tools-extra/clangd/index/Merge.cpp | 6 + clang-tools-extra/clangd/index/remote/Client.cpp | 3 +- clang-tools-extra/clangd/support/Threading.cpp | 12 + clang-tools-extra/clangd/support/Threading.h | 29 + clang-tools-extra/clangd/tool/ClangdMain.cpp | 28 + clang-tools-extra/clangd/unittests/IndexTests.cpp | 34 + .../clangd/unittests/support/ThreadingTests.cpp | 21 + clang-tools-extra/docs/ReleaseNotes.rst | 12 +- .../checkers/readability-container-size-empty.cpp | 218 +- clang/docs/ClangFormatStyleOptions.rst | 10 + clang/docs/ReleaseNotes.rst | 7 + clang/docs/tools/dump_format_style.py | 2 +- clang/examples/Attribute/Attribute.cpp | 49 +- clang/include/clang/AST/ASTContext.h | 4 +- clang/include/clang/AST/DependenceFlags.h | 6 - clang/include/clang/AST/Expr.h | 14 +- clang/include/clang/AST/PropertiesBase.td | 12 - clang/include/clang/AST/RecursiveASTVisitor.h | 5 +- clang/include/clang/AST/TemplateArgumentVisitor.h | 2 - clang/include/clang/AST/TemplateBase.h | 53 +- clang/include/clang/AST/Type.h | 4 +- clang/include/clang/Basic/CodeGenOptions.h | 2 - clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + .../include/clang/Basic/DiagnosticFrontendKinds.td | 2 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 + clang/include/clang/Basic/FileEntry.h | 9 + clang/include/clang/Basic/FileManager.h | 11 + clang/include/clang/Basic/LangOptions.def | 2 +- clang/include/clang/Basic/LangOptions.h | 5 + clang/include/clang/Driver/Options.td | 1335 +++---- clang/include/clang/Format/Format.h | 81 +- clang/include/clang/Sema/Sema.h | 7 +- .../include/clang/Serialization/ASTRecordWriter.h | 1 - clang/lib/AST/ASTContext.cpp | 13 +- clang/lib/AST/ASTImporter.cpp | 11 - clang/lib/AST/ASTStructuralEquivalence.cpp | 4 - clang/lib/AST/ComputeDependence.cpp | 13 +- clang/lib/AST/Decl.cpp | 4 - clang/lib/AST/Expr.cpp | 35 +- clang/lib/AST/ExprCXX.cpp | 11 +- clang/lib/AST/ExprConstant.cpp | 101 +- clang/lib/AST/ItaniumMangle.cpp | 52 +- clang/lib/AST/MicrosoftMangle.cpp | 11 - clang/lib/AST/ODRHash.cpp | 2 - clang/lib/AST/StmtProfile.cpp | 6 - clang/lib/AST/TemplateBase.cpp | 127 +- clang/lib/AST/Type.cpp | 20 +- clang/lib/AST/TypeLoc.cpp | 1 - clang/lib/ASTMatchers/ASTMatchFinder.cpp | 16 + clang/lib/Basic/FileEntry.cpp | 1 + clang/lib/Basic/FileManager.cpp | 25 +- clang/lib/Basic/SourceManager.cpp | 50 +- clang/lib/CodeGen/CGCall.h | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 8 - clang/lib/CodeGen/CGExprConstant.cpp | 10 +- clang/lib/CodeGen/CodeGenAction.cpp | 126 +- clang/lib/Driver/ToolChains/AMDGPU.h | 2 +- clang/lib/Driver/ToolChains/Gnu.cpp | 3 + clang/lib/Driver/ToolChains/HIP.h | 2 +- clang/lib/Format/BreakableToken.cpp | 13 +- clang/lib/Format/Format.cpp | 18 +- clang/lib/Format/TokenAnnotator.cpp | 21 +- clang/lib/Frontend/CompilerInstance.cpp | 58 +- clang/lib/Frontend/CompilerInvocation.cpp | 851 ++++- clang/lib/Frontend/InitPreprocessor.cpp | 2 +- clang/lib/Headers/cuda_wrappers/algorithm | 2 +- clang/lib/Headers/cuda_wrappers/new | 2 +- clang/lib/Index/USRGeneration.cpp | 4 - clang/lib/Sema/SemaLookup.cpp | 1 - clang/lib/Sema/SemaOverload.cpp | 19 +- clang/lib/Sema/SemaTemplate.cpp | 232 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 94 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 16 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 2 - clang/lib/Sema/TreeTransform.h | 12 +- clang/lib/Serialization/ASTReader.cpp | 1 - clang/lib/Serialization/ASTWriter.cpp | 1 - clang/test/CXX/drs/dr15xx.cpp | 14 - clang/test/CXX/drs/dr20xx.cpp | 12 - clang/test/CodeGen/basic-block-sections.c | 10 +- clang/test/CodeGenCXX/mangle-ms-templates.cpp | 10 - clang/test/CodeGenCXX/mangle-template.cpp | 60 +- clang/test/CodeGenCXX/template-arguments.cpp | 81 - clang/test/Driver/amdgpu-toolchain.c | 2 +- clang/test/Driver/hip-toolchain-dwarf.hip | 2 +- clang/test/Driver/ppc-features.cpp | 12 +- clang/test/Format/error-config.cpp | 4 +- clang/test/Frontend/plugin-attribute.cpp | 39 +- clang/test/Misc/dev-fd-fs.c | 13 + .../OpenMP/distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- .../distribute_simd_dist_schedule_messages.cpp | 2 +- .../target_parallel_for_simd_collapse_messages.cpp | 2 +- .../target_parallel_for_simd_ordered_messages.cpp | 2 +- .../test/OpenMP/target_simd_collapse_messages.cpp | 2 +- ...get_teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/OpenMP/target_update_from_messages.cpp | 2 +- clang/test/OpenMP/target_update_to_messages.cpp | 2 +- clang/test/OpenMP/task_messages.cpp | 4 +- .../teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/Profile/c-generate.c | 2 +- clang/test/Sema/invalid-bitwidth-expr.mm | 1 - .../SemaCXX/invalid-template-base-specifier.cpp | 4 +- clang/test/SemaCXX/warn-unused-lambda-capture.cpp | 2 +- clang/test/SemaTemplate/dependent-expr.cpp | 7 +- .../test/SemaTemplate/instantiation-dependence.cpp | 74 - .../test/SemaTemplate/partial-spec-instantiate.cpp | 18 +- clang/test/SemaTemplate/temp_arg_nontype_cxx17.cpp | 513 --- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 505 +++ clang/test/SemaTemplate/temp_arg_nontype_cxx20.cpp | 80 +- .../test/SemaTemplate/temp_arg_template_cxx1z.cpp | 8 +- clang/tools/libclang/CIndex.cpp | 5 - clang/tools/libclang/CXCursor.cpp | 3 - clang/tools/scan-view/CMakeLists.txt | 3 - clang/tools/scan-view/share/FileRadar.scpt | Bin 18418 -> 0 bytes clang/tools/scan-view/share/GetRadarVersion.scpt | 0 clang/tools/scan-view/share/Reporter.py | 251 -- .../ASTMatchers/ASTMatchersTraversalTest.cpp | 25 + clang/unittests/CMakeLists.txt | 2 +- clang/unittests/Format/FormatTest.cpp | 135 + clang/unittests/Format/FormatTestComments.cpp | 6 + clang/unittests/Format/FormatTestTextProto.cpp | 16 +- clang/www/cxx_dr_status.html | 4 +- .../lib/scudo/standalone/allocator_config.h | 51 +- compiler-rt/lib/scudo/standalone/combined.h | 32 +- compiler-rt/lib/scudo/standalone/linux.cpp | 9 +- compiler-rt/lib/scudo/standalone/memtag.h | 34 +- compiler-rt/lib/scudo/standalone/options.h | 6 + compiler-rt/lib/scudo/standalone/primary32.h | 32 +- compiler-rt/lib/scudo/standalone/primary64.h | 35 +- compiler-rt/lib/scudo/standalone/secondary.h | 14 +- .../lib/scudo/standalone/tests/combined_test.cpp | 25 +- .../lib/scudo/standalone/tests/primary_test.cpp | 62 +- .../lib/scudo/standalone/tests/secondary_test.cpp | 20 +- .../TestCases/Posix/unpoison-alternate-stack.cpp | 1 - compiler-rt/test/asan/TestCases/longjmp.cpp | 1 - compiler-rt/test/builtins/Unit/atomic_test.c | 14 +- flang/docs/GettingInvolved.md | 6 +- flang/include/flang/Parser/dump-parse-tree.h | 8 +- flang/include/flang/Parser/parse-tree.h | 10 +- flang/lib/Lower/OpenMP.cpp | 10 +- flang/lib/Parser/openacc-parsers.cpp | 6 +- flang/lib/Parser/openmp-parsers.cpp | 16 +- flang/lib/Parser/unparse.cpp | 25 +- flang/lib/Semantics/check-omp-structure.cpp | 10 +- flang/lib/Semantics/check-omp-structure.h | 10 +- flang/lib/Semantics/resolve-directives.cpp | 4 +- flang/test/Frontend/print-preprocessed-file.f90 | 4 +- flang/unittests/Frontend/FrontendActionTest.cpp | 178 +- .../atomics/atomics.align/align.pass.pass.cpp | 2 +- libcxx/utils/libcxx/test/features.py | 11 +- lld/COFF/Options.td | 2 +- lld/ELF/InputFiles.h | 4 + lld/ELF/Relocations.cpp | 61 +- lld/MachO/Driver.cpp | 42 +- lld/MachO/InputFiles.cpp | 30 +- lld/MachO/Options.td | 6 +- lld/MachO/SymbolTable.cpp | 19 +- lld/MachO/SymbolTable.h | 5 +- lld/MachO/Symbols.h | 35 +- lld/MachO/SyntheticSections.cpp | 63 +- lld/MachO/SyntheticSections.h | 1 + lld/test/ELF/Inputs/i386-static-tls-model4.s | 9 - lld/test/ELF/aarch64-tls-le.s | 8 + lld/test/ELF/arm-tls-le32.s | 7 + lld/test/ELF/i386-static-tls-model.s | 8 - lld/test/ELF/i386-tls-le.s | 57 +- lld/test/ELF/i386-zrel-zrela.s | 8 +- lld/test/ELF/lto/basic-block-sections.ll | 8 +- lld/test/ELF/mips-tls-hilo.s | 6 +- lld/test/ELF/ppc64-local-exec-tls.s | 12 + lld/test/ELF/ppc64-tls-missing-gdld.s | 85 +- lld/test/ELF/riscv-tls-le.s | 7 + lld/test/ELF/tls.s | 20 + lld/test/ELF/x86-64-reloc-tpoff32-fpic.s | 14 - lld/test/MachO/Inputs/libfunction.s | 6 - lld/test/MachO/archive.s | 30 +- lld/test/MachO/common-symbol-resolution.s | 3 +- lld/test/MachO/driver.test | 4 +- lld/test/MachO/dylink-lazy.s | 2 +- lld/test/MachO/filelist.s | 22 +- lld/test/MachO/force-load.s | 22 +- lld/test/MachO/framework.s | 12 +- lld/test/MachO/headerpad.s | 46 +- lld/test/MachO/invalid/archive-no-index.s | 25 +- lld/test/MachO/invalid/bad-archive-member.s | 3 +- lld/test/MachO/lto-archive.ll | 3 +- lld/test/MachO/objc.s | 4 +- lld/test/MachO/order-file.s | 1 - lld/test/MachO/platform-version.s | 2 +- lld/test/MachO/private-extern.s | 143 + lld/test/MachO/resolution.s | 16 +- lld/test/MachO/section-merge.s | 41 +- lld/test/MachO/stabs.s | 3 +- lld/test/MachO/subsections-section-relocs.s | 12 +- lld/test/MachO/subsections-symbol-relocs.s | 37 +- lld/test/MachO/symbol-order.s | 42 +- lld/test/MachO/symtab.s | 41 +- lld/test/MachO/weak-definition-direct-fetch.s | 22 +- lld/test/MachO/weak-definition-indirect-fetch.s | 24 +- lld/test/MachO/weak-definition-order.s | 21 +- lld/test/MachO/weak-definition-over-dysym.s | 35 +- lld/test/MachO/weak-private-extern.s | 38 + lld/test/MachO/x86-64-reloc-unsigned.s | 4 + lldb/bindings/interface/SBType.i | 6 + lldb/include/lldb/API/SBType.h | 5 + lldb/include/lldb/Interpreter/CommandInterpreter.h | 2 +- lldb/include/lldb/Symbol/CompilerType.h | 4 + lldb/include/lldb/Symbol/TypeSystem.h | 5 + lldb/include/lldb/Utility/Timer.h | 7 + lldb/include/lldb/lldb-enumerations.h | 1 - lldb/packages/Python/lldbsuite/test/decorators.py | 2 - .../test/tools/lldb-server/gdbremote_testcase.py | 33 + lldb/source/API/SBType.cpp | 20 + lldb/source/API/SystemInitializerFull.cpp | 3 - lldb/source/Commands/CommandObjectCommands.cpp | 7 +- lldb/source/Commands/CommandObjectTarget.cpp | 3 +- lldb/source/Core/Disassembler.cpp | 4 +- lldb/source/Core/Mangled.cpp | 12 - lldb/source/Core/Module.cpp | 43 +- .../Initialization/SystemInitializerCommon.cpp | 6 +- lldb/source/Interpreter/CommandInterpreter.cpp | 149 +- .../CPlusPlus/CPPLanguageRuntime.cpp | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 5 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 4 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 4 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 3 +- .../NativeRegisterContextFreeBSD_x86_64.cpp | 8 +- .../Linux/NativeRegisterContextLinux_x86_64.cpp | 12 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 3 +- .../Python/ScriptInterpreterPython.cpp | 9 +- .../Plugins/SymbolFile/DWARF/DWARFDebugAranges.cpp | 3 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 8 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 3 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 19 +- .../SymbolFile/DWARF/SymbolFileDWARFDebugMap.cpp | 12 +- .../Plugins/SymbolVendor/ELF/SymbolVendorELF.cpp | 3 +- .../Plugins/SymbolVendor/wasm/SymbolVendorWasm.cpp | 3 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 24 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 5 + lldb/source/Symbol/CompileUnit.cpp | 3 +- lldb/source/Symbol/CompilerType.cpp | 12 + lldb/source/Symbol/DWARFCallFrameInfo.cpp | 3 +- lldb/source/Symbol/LocateSymbolFile.cpp | 9 +- lldb/source/Symbol/ObjectFile.cpp | 234 +- lldb/source/Symbol/Symtab.cpp | 26 +- lldb/source/Target/Target.cpp | 4 +- lldb/source/Target/TargetList.cpp | 7 +- lldb/test/API/python_api/type/TestTypeList.py | 23 + lldb/test/API/python_api/type/main.cpp | 7 + .../API/tools/lldb-server/TestGdbRemoteExitCode.py | 39 +- .../API/tools/lldb-server/TestGdbRemoteKill.py | 18 +- .../tools/lldb-server/TestGdbRemoteModuleInfo.py | 11 +- .../tools/lldb-server/TestGdbRemoteProcessInfo.py | 80 +- .../lldb-server/TestGdbRemoteRegisterState.py | 23 +- .../tools/lldb-server/TestGdbRemoteSingleStep.py | 14 +- .../lldb-server/TestGdbRemoteThreadsInStopReply.py | 100 +- lldb/test/Shell/Unwind/basic-block-sections.test | 14 +- lldb/tools/lldb-test/SystemInitializerTest.cpp | 3 - llvm/docs/CodingStandards.rst | 2 +- llvm/docs/Coroutines.rst | 42 + llvm/docs/DeveloperPolicy.rst | 4 +- llvm/docs/FAQ.rst | 2 +- llvm/docs/GettingStarted.rst | 10 +- llvm/docs/GitBisecting.rst | 6 +- llvm/docs/GlobalISel/IRTranslator.rst | 2 +- llvm/docs/HowToReleaseLLVM.rst | 67 +- llvm/docs/LibFuzzer.rst | 4 +- llvm/docs/TableGen/ProgRef.rst | 10 +- llvm/docs/TestingGuide.rst | 2 +- llvm/docs/TypeMetadata.rst | 2 +- llvm/include/llvm/ADT/SmallVector.h | 14 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 3 - llvm/include/llvm/Analysis/BranchProbabilityInfo.h | 153 +- llvm/include/llvm/Analysis/CallGraph.h | 7 - .../include/llvm/Analysis/IRSimilarityIdentifier.h | 37 +- .../llvm/Analysis/LazyBranchProbabilityInfo.h | 2 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 1 - .../llvm/Analysis/TargetTransformInfoImpl.h | 196 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 11 +- llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 3 + llvm/include/llvm/CodeGen/VirtRegMap.h | 8 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 8 + llvm/include/llvm/Frontend/OpenMP/OMP.td | 8 +- llvm/include/llvm/IR/Intrinsics.td | 2 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 144 +- llvm/include/llvm/IR/SymbolTableListTraits.h | 8 +- llvm/include/llvm/IR/VPIntrinsics.def | 2 +- llvm/include/llvm/MC/MCContext.h | 16 +- llvm/include/llvm/MC/MCInstrDesc.h | 31 +- llvm/include/llvm/Object/Binary.h | 4 +- llvm/include/llvm/Passes/PassBuilder.h | 3 + llvm/include/llvm/TableGen/Record.h | 2 +- llvm/include/llvm/Target/TargetMachine.h | 5 + llvm/include/llvm/Transforms/IPO/IROutliner.h | 13 +- .../llvm/Transforms/Scalar/LoopPassManager.h | 105 +- llvm/lib/Analysis/AliasAnalysis.cpp | 10 +- llvm/lib/Analysis/BranchProbabilityInfo.cpp | 645 ++-- llvm/lib/Analysis/CallGraph.cpp | 14 - llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 226 +- llvm/lib/Analysis/InstructionSimplify.cpp | 33 + llvm/lib/Analysis/MemoryBuiltins.cpp | 12 +- llvm/lib/Analysis/MemorySSA.cpp | 3 +- llvm/lib/Analysis/OptimizationRemarkEmitter.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 10 +- llvm/lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp | 7 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 28 +- .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 30 +- llvm/lib/CodeGen/LiveRangeEdit.cpp | 2 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 5 +- llvm/lib/CodeGen/MachineLICM.cpp | 55 +- llvm/lib/CodeGen/MachineModuleInfo.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 14 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 19 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 24 +- llvm/lib/ExecutionEngine/SectionMemoryManager.cpp | 8 +- llvm/lib/Linker/IRMover.cpp | 3 +- llvm/lib/MC/MCContext.cpp | 19 +- llvm/lib/MC/MCDwarf.cpp | 10 +- llvm/lib/MC/MCObjectStreamer.cpp | 2 +- llvm/lib/MC/MCSection.cpp | 2 +- llvm/lib/MC/MCStreamer.cpp | 2 +- llvm/lib/Object/COFFObjectFile.cpp | 24 +- llvm/lib/Object/ELFObjectFile.cpp | 3 +- llvm/lib/Object/XCOFFObjectFile.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 4 + llvm/lib/Passes/PassRegistry.def | 2 +- llvm/lib/TableGen/Record.cpp | 28 +- llvm/lib/TableGen/TGLexer.cpp | 1 + llvm/lib/TableGen/TGLexer.h | 6 +- llvm/lib/TableGen/TGParser.cpp | 95 +- llvm/lib/TableGen/TGParser.h | 1 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 23 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 6 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 47 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerCombiner.cpp | 2 +- .../AArch64/GISel/AArch64PostLegalizerLowering.cpp | 2 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 22 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 8 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 97 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 26 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 2 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 171 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 8 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 57 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 19 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 3 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 7 + llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 19 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 4 + llvm/lib/Target/ARM/ARM.td | 4 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 25 + llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 4 + llvm/lib/Target/ARM/ARMHazardRecognizer.cpp | 173 + llvm/lib/Target/ARM/ARMHazardRecognizer.h | 32 + llvm/lib/Target/ARM/ARMSubtarget.cpp | 1 + llvm/lib/Target/ARM/ARMSubtarget.h | 2 + llvm/lib/Target/CSKY/CMakeLists.txt | 2 + llvm/lib/Target/CSKY/CSKYInstrInfo.td | 6 +- llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt | 15 + .../Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp | 69 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h | 39 + .../CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp | 45 + .../lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp | 25 + llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h | 29 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp | 71 + .../Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h | 61 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp | 62 + .../Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h | 48 + llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 5 - llvm/lib/Target/Hexagon/HexagonCommonGEP.cpp | 9 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 9 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 25 +- llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp | 3 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 3 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 46 + llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 3 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 75 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 5 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 520 ++- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 166 + llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 3 + llvm/lib/Target/VE/VECallingConv.td | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 26 + llvm/lib/Target/VE/VEInstrInfo.td | 4 + llvm/lib/Target/VE/VVPInstrInfo.td | 3 + llvm/lib/Target/VE/VVPInstrPatternsVec.td | 3 + llvm/lib/Target/VE/VVPNodes.def | 1 + .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 40 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 322 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 2 +- .../AggressiveInstCombine.cpp | 71 +- llvm/lib/Transforms/Coroutines/CoroEarly.cpp | 7 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 19 +- llvm/lib/Transforms/Coroutines/CoroInstr.h | 40 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 4 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 100 +- llvm/lib/Transforms/Coroutines/Coroutines.cpp | 25 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 211 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 5 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 12 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 326 +- llvm/lib/Transforms/Scalar/LoopPassManager.cpp | 11 +- llvm/lib/Transforms/Scalar/LoopPredication.cpp | 2 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 12 - llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 56 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 4 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 52 +- llvm/lib/Transforms/Vectorize/VPlan.h | 219 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 43 +- llvm/test/Analysis/BasicAA/noalias-param.ll | 4 +- .../Analysis/BlockFrequencyInfo/redundant_edges.ll | 2 +- llvm/test/Analysis/BranchProbabilityInfo/basic.ll | 40 +- .../BranchProbabilityInfo/deopt-intrinsic.ll | 4 +- .../Analysis/BranchProbabilityInfo/deopt-invoke.ll | 107 + llvm/test/Analysis/BranchProbabilityInfo/loop.ll | 209 +- .../Analysis/BranchProbabilityInfo/noreturn.ll | 35 +- .../Analysis/BranchProbabilityInfo/unreachable.ll | 154 + .../CostModel/AArch64/kryo-inseltpoison.ll | 26 + .../PowerPC/insert_extract-inseltpoison.ll | 187 + .../CostModel/SystemZ/vectorinstrs-inseltpoison.ll | 56 + .../X86/insert-extract-at-zero-inseltpoison.ll | 40 + .../Analysis/CostModel/X86/loop_v2-inseltpoison.ll | 39 + .../X86/masked-intrinsic-cost-inseltpoison.ll | 1911 ++++++++++ .../CostModel/X86/uniformshift-inseltpoison.ll | 39 + .../CostModel/X86/vector-insert-inseltpoison.ll | 1270 +++++++ .../CostModel/X86/vector_gep-inseltpoison.ll | 17 + .../CostModel/X86/vshift-ashr-cost-inseltpoison.ll | 1843 ++++++++++ .../CostModel/X86/vshift-lshr-cost-inseltpoison.ll | 1867 ++++++++++ .../CostModel/X86/vshift-shl-cost-inseltpoison.ll | 2197 +++++++++++ .../Analysis/DemandedBits/vectors-inseltpoison.ll | 136 + .../irtranslator-invoke-probabilities.ll | 2 +- .../CodeGen/AArch64/machine-licm-sink-instr.ll | 176 + .../CodeGen/AArch64/sve-fixed-length-int-minmax.ll | 48 +- llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll | 643 ++++ .../CodeGen/AArch64/sve-intrinsics-reversal.ll | 35 - llvm/test/CodeGen/AArch64/sve-rev.ll | 97 + .../GlobalISel/extractelement-stack-lower.ll | 1675 +++++---- .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 16 +- .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 749 ++++ .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 260 +- .../GlobalISel/llvm.amdgcn.global.atomic.fadd.ll | 30 +- .../CodeGen/AMDGPU/GlobalISel/load-constant.96.ll | 89 +- llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 11 +- .../CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir | 35 + llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir | 88 + .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 2 +- llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 16 + .../transform-block-with-return-to-epilog.ll | 4 +- llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll | 69 +- llvm/test/CodeGen/ARM/ifcvt-branch-weight-bug.ll | 2 +- llvm/test/CodeGen/ARM/sub-cmp-peephole.ll | 2 +- .../CodeGen/ARM/v8m.base-jumptable_alignment.ll | 22 +- llvm/test/CodeGen/PowerPC/aix-base-pointer.ll | 4 +- llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll | 261 +- llvm/test/CodeGen/PowerPC/p10-spill-crgt.ll | 182 +- llvm/test/CodeGen/PowerPC/p10-spill-crun.ll | 4 +- .../PowerPC/pcrel-call-linkage-with-calls.ll | 20 +- llvm/test/CodeGen/PowerPC/pcrel-got-indirect.ll | 80 +- .../test/CodeGen/PowerPC/pcrel-linkeropt-option.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-linkeropt.ll | 48 +- .../PowerPC/pcrel-relocation-plus-offset.ll | 8 +- llvm/test/CodeGen/PowerPC/pcrel-tail-calls.ll | 4 +- llvm/test/CodeGen/PowerPC/pcrel.ll | 4 +- llvm/test/CodeGen/PowerPC/pr36292.ll | 5 +- llvm/test/CodeGen/PowerPC/pr46759.ll | 2 +- llvm/test/CodeGen/PowerPC/sms-cpy-1.ll | 1 + llvm/test/CodeGen/PowerPC/stack-clash-prologue.ll | 16 +- llvm/test/CodeGen/PowerPC/stack-realign.ll | 4 +- .../CodeGen/PowerPC/store-rightmost-vector-elt.ll | 109 + llvm/test/CodeGen/RISCV/jumptable.ll | 349 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll | 822 +++++ llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv64.ll | 794 ++++ llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 1945 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 2377 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 881 +++++ llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll | 1201 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 441 +++ llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 601 +++ llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 881 +++++ llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll | 1201 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 421 +++ llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 421 +++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 856 +++++ llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 1142 ++++++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 512 +++ llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 698 ++++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 523 +++ llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 713 ++++ llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 482 +++ llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll | 868 +++++ llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 482 +++ llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll | 868 +++++ llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 482 +++ llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll | 868 +++++ llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 482 +++ llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll | 868 +++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1045 ++++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1333 +++++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll | 973 +++++ llvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll | 1189 ++++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 757 ++++ llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 1009 ++++++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 481 +++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 361 ++ llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 481 +++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 757 ++++ llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 1009 ++++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 757 ++++ llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 1009 ++++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 757 ++++ llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 1009 ++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 1681 +++++++++ llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 2017 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 1021 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 1225 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 1021 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 1225 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 1681 +++++++++ llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 2017 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 1681 +++++++++ llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 2017 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 1681 +++++++++ llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 2017 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 662 ++-- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 706 ++-- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 1261 +++++++ llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 1513 ++++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 1945 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 2377 ++++++++++++ llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv32.ll | 1109 ++++++ llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv64.ll | 1081 ++++++ llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 845 +++++ llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 817 +++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 800 ++++ llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 978 +++++ llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll | 24 + llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 1000 +++++ llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll | 266 ++ llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 845 +++++ llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 817 +++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 1034 ++++++ llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 1412 ++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 1034 ++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 1412 ++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 1034 ++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 1412 ++++++++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 516 +++ llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 704 ++++ llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 1945 ++++++++++ llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 2377 ++++++++++++ llvm/test/CodeGen/SPARC/missinglabel.ll | 2 +- llvm/test/CodeGen/SystemZ/debuginstr-cgp.mir | 4 +- llvm/test/CodeGen/SystemZ/sext-zext.ll | 19 + llvm/test/CodeGen/Thumb2/schedm7-hazard.ll | 38 + llvm/test/CodeGen/VE/Scalar/lea-opt.ll | 63 + llvm/test/CodeGen/VE/Scalar/returnaddr.ll | 91 + llvm/test/CodeGen/VE/Scalar/stacksave.ll | 26 + llvm/test/CodeGen/VE/Vector/fastcc_callee.ll | 8 + llvm/test/CodeGen/VE/Vector/vec_and.ll | 132 + llvm/test/CodeGen/WebAssembly/simd-build-vector.ll | 6 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 10 +- llvm/test/CodeGen/WebAssembly/simd-load-splat.ll | 2 +- .../WebAssembly/simd-load-store-alignment.ll | 36 +- .../CodeGen/WebAssembly/simd-nested-shuffles.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd-offset.ll | 96 +- .../WebAssembly/simd-shift-complex-splats.ll | 2 +- .../CodeGen/WebAssembly/simd-shuffle-bitcast.ll | 2 +- llvm/test/CodeGen/WebAssembly/simd.ll | 48 +- .../WebAssembly/switch-unreachable-default.ll | 4 +- llvm/test/CodeGen/X86/2008-04-17-CoalescerBug.ll | 19 +- .../X86/basic-block-sections-blockaddress-taken.ll | 4 +- .../X86/basic-block-sections-clusters-branches.ll | 8 +- .../X86/basic-block-sections-clusters-eh.ll | 4 +- .../CodeGen/X86/basic-block-sections-clusters.ll | 8 +- .../X86/basic-block-sections-directjumps.ll | 14 +- llvm/test/CodeGen/X86/basic-block-sections-eh.ll | 4 +- llvm/test/CodeGen/X86/basic-block-sections-list.ll | 16 +- .../CodeGen/X86/basic-block-sections-listbb.ll | 4 +- .../CodeGen/X86/basic-block-sections-mir-parse.mir | 6 +- .../X86/basic-block-sections-unreachable.ll | 2 +- llvm/test/CodeGen/X86/basic-block-sections.ll | 12 +- llvm/test/CodeGen/X86/basic-block-sections_2.ll | 61 + llvm/test/CodeGen/X86/block-placement.ll | 4 +- .../test/CodeGen/X86/cfi-basic-block-sections-1.ll | 8 +- ...r-basic-block-sections-callee-save-registers.ll | 4 +- .../CodeGen/X86/gcc_except_table_bb_sections.ll | 22 +- .../CodeGen/X86/masked_gather_scatter_widen.ll | 297 ++ .../CodeGen/X86/misched_phys_reg_assign_order.ll | 6 +- llvm/test/CodeGen/X86/pr27501.ll | 10 +- llvm/test/CodeGen/X86/pr37916.ll | 2 +- llvm/test/CodeGen/X86/ragreedy-hoist-spill.ll | 117 +- llvm/test/CodeGen/X86/statepoint-vreg-invoke.ll | 45 +- llvm/test/DebugInfo/X86/basic-block-sections_1.ll | 24 +- llvm/test/DebugInfo/X86/implicit_value-double.ll | 24 +- .../X86/stack-value-piece-inseltpoison.ll | 114 + llvm/test/MC/AMDGPU/flat-gfx9.s | 1 - llvm/test/MC/AMDGPU/flat-global.s | 1 - llvm/test/MC/AMDGPU/flat.s | 6 - llvm/test/MC/AMDGPU/fma-mix.s | 4 - llvm/test/MC/AMDGPU/literal16.s | 1 + llvm/test/MC/AMDGPU/mad-mix.s | 4 - llvm/test/MC/AMDGPU/smem.s | 1 - llvm/test/MC/AMDGPU/vop1-gfx9-err.s | 1 - llvm/test/MC/AMDGPU/vop1.s | 2 +- llvm/test/MC/Disassembler/AMDGPU/vop3_gfx9.txt | 2 +- llvm/test/MC/Disassembler/AMDGPU/vop3_vi.txt | 2 +- llvm/test/MC/Disassembler/WebAssembly/wasm.txt | 2 +- llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} | 0 .../return-column.s => ELF/cfi-return-column.s} | 0 llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s | 0 llvm/test/MC/ELF/cfi-scope-errors2.s | 13 + llvm/test/MC/{X86 => ELF}/expand-var.s | 0 llvm/test/MC/WebAssembly/simd-encodings.s | 24 +- llvm/test/MC/X86/cfi-open-within-another-crash.s | 18 - llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} | 0 ...ef_cfa-crash.s => compact-unwind-cfi_def_cfa.s} | 0 llvm/test/MC/X86/fde-reloc.s | 11 - llvm/test/Object/elf-unknown-type.test | 10 - llvm/test/Other/scalable-vectors-core-ir.ll | 12 +- llvm/test/TableGen/directive1.td | 13 + llvm/test/TableGen/substr.td | 81 + .../Transforms/AggressiveInstCombine/funnel.ll | 118 +- .../Transforms/AggressiveInstCombine/rotate.ll | 11 +- .../Attributor/dereferenceable-2-inseltpoison.ll | 847 +++++ llvm/test/Transforms/BDCE/vectors-inseltpoison.ll | 102 + .../AArch64/gather-scatter-opt-inseltpoison.ll | 113 + .../bypass-slow-div-debug-info-inseltpoison.ll | 76 + .../ARM/sink-add-mul-shufflevector-inseltpoison.ll | 219 ++ .../CodeGenPrepare/ARM/sinkchain-inseltpoison.ll | 107 + .../X86/gather-scatter-opt-inseltpoison.ll | 113 + .../X86/sink-addrmode-inseltpoison.ll | 321 ++ .../CodeGenPrepare/X86/vec-shift-inseltpoison.ll | 406 +++ .../X86/x86-shuffle-sink-inseltpoison.ll | 257 ++ llvm/test/Transforms/Coroutines/coro-async.ll | 67 +- .../2016-08-30-MaskedScatterGather-inseltpoison.ll | 42 + ...xpr-vector-constainsundef-crash-inseltpoison.ll | 25 + .../GVN/non-integral-pointers-inseltpoison.ll | 456 +++ .../IROutliner/outlining-commutative-fp.ll | 107 + .../Transforms/IROutliner/outlining-commutative.ll | 254 ++ .../IROutliner/outlining-constants-vs-registers.ll | 42 +- .../IROutliner/outlining-different-constants.ll | 24 +- .../IROutliner/outlining-different-globals.ll | 14 +- .../IROutliner/outlining-isomorphic-predicates.ll | 170 + .../AMDGPU/old-pass-regressions-inseltpoison.ll | 143 + .../dereferenceable-inseltpoison.ll | 357 ++ .../AArch64/sve-bitcast-inseltpoison.ll | 13 + .../amdgcn-demanded-vector-elts-inseltpoison.ll | 3828 ++++++++++++++++++++ .../InstCombine/X86/x86-addsub-inseltpoison.ll | 194 + .../InstCombine/X86/x86-avx512-inseltpoison.ll | 3407 +++++++++++++++++ .../InstCombine/X86/x86-pack-inseltpoison.ll | 635 ++++ .../InstCombine/X86/x86-sse-inseltpoison.ll | 694 ++++ .../InstCombine/X86/x86-sse2-inseltpoison.ll | 541 +++ .../InstCombine/X86/x86-sse41-inseltpoison.ll | 124 + .../X86/x86-vec_demanded_elts-inseltpoison.ll | 110 + .../X86/x86-vector-shifts-inseltpoison.ll | 3783 +++++++++++++++++++ .../InstCombine/X86/x86-xop-inseltpoison.ll | 305 ++ llvm/test/Transforms/InstCombine/abs-1.ll | 6 +- llvm/test/Transforms/InstCombine/abs_abs.ll | 148 +- .../Transforms/InstCombine/bitcast-inseltpoison.ll | 573 +++ .../InstCombine/bitcast-vec-canon-inseltpoison.ll | 167 + .../InstCombine/broadcast-inseltpoison.ll | 179 + .../InstCombine/builtin-dynamic-object-size.ll | 57 +- .../InstCombine/extractelement-inseltpoison.ll | 332 ++ .../InstCombine/fold-vector-zero-inseltpoison.ll | 35 + llvm/test/Transforms/InstCombine/getelementptr.ll | 36 + .../InstCombine/icmp-bc-vec-inseltpoison.ll | 127 + .../InstCombine/inselt-binop-inseltpoison.ll | 635 ++++ .../insert-extract-shuffle-inseltpoison.ll | 735 ++++ .../Transforms/InstCombine/limit-max-iterations.ll | 39 - llvm/test/Transforms/InstCombine/load.ll | 19 +- .../InstCombine/masked_intrinsics-inseltpoison.ll | 271 ++ .../Transforms/InstCombine/pr38984-inseltpoison.ll | 41 + .../InstCombine/scalarization-inseltpoison.ll | 335 ++ .../select-extractelement-inseltpoison.ll | 213 ++ llvm/test/Transforms/InstCombine/select_meta.ll | 4 +- .../InstCombine/shift-add-inseltpoison.ll | 122 + .../shufflevector-div-rem-inseltpoison.ll | 122 + llvm/test/Transforms/InstCombine/store.ll | 27 +- .../trunc-extractelement-inseltpoison.ll | 195 + .../InstCombine/udiv-pow2-vscale-inseltpoison.ll | 27 + .../InstCombine/vec_demanded_elts-inseltpoison.ll | 850 +++++ .../vec_extract_var_elt-inseltpoison.ll | 26 + .../InstCombine/vec_gep_scalar_arg-inseltpoison.ll | 16 + .../InstCombine/vec_phi_extract-inseltpoison.ll | 107 + .../InstCombine/vec_shuffle-inseltpoison.ll | 1790 +++++++++ .../InstCombine/vector-casts-inseltpoison.ll | 413 +++ .../InstCombine/vector_gep1-inseltpoison.ll | 74 + .../vector_insertelt_shuffle-inseltpoison.ll | 93 + .../vscale_extractelement-inseltpoison.ll | 185 + .../vscale_insertelement-inseltpoison.ll | 102 + llvm/test/Transforms/InstSimplify/AndOrXor.ll | 324 +- .../ConstProp/InsertElement-inseltpoison.ll | 52 + .../InstSimplify/ConstProp/vscale-inseltpoison.ll | 301 ++ .../ConstProp/vscale-shufflevector-inseltpoison.ll | 39 + .../Transforms/InstSimplify/select-inseltpoison.ll | 1007 +++++ .../Transforms/InstSimplify/vscale-inseltpoison.ll | 199 + .../test/Transforms/JumpThreading/thread-prob-3.ll | 4 +- .../AMDGPU/adjust-alloca-alignment.ll | 35 +- .../AMDGPU/selects-inseltpoison.ll | 95 + .../X86/load-width-inseltpoison.ll | 40 + .../X86/vectorize-i8-nested-add-inseltpoison.ll | 165 + .../LoopDeletion/noop-loops-with-subloops.ll | 172 + .../LoopIdiom/X86/left-shift-until-bittest.ll | 1049 ++++-- .../ARM/vctp-chains-inseltpoison.ll | 257 ++ .../p8-unrolling-legalize-vectors-inseltpoison.ll | 256 ++ .../LoopVectorize/dont-fold-tail-for-const-TC.ll | 69 + .../dont-fold-tail-for-divisible-TC.ll | 62 + llvm/test/Transforms/LoopVectorize/loop-form.ll | 88 + ...08-30-MaskedScatterGather-xfail-inseltpoison.ll | 43 + .../PGOProfile/counter_promo_nest-inseltpoison.ll | 165 + .../PhaseOrdering/X86/addsub-inseltpoison.ll | 101 + .../PhaseOrdering/X86/horiz-math-inseltpoison.ll | 153 + .../X86/scalarization-inseltpoison.ll | 71 + .../PhaseOrdering/vector-trunc-inseltpoison.ll | 23 + .../base-vector-inseltpoison.ll | 279 ++ .../check_traversal_order-inseltpoison.ll | 38 + .../live-vector-nosplit-inseltpoison.ll | 119 + .../accelerate-vector-functions-inseltpoison.ll | 1300 +++++++ .../AArch64/insertelement-inseltpoison.ll | 44 + .../AArch64/transpose-inseltpoison.ll | 294 ++ .../AMDGPU/add_sub_sat-inseltpoison.ll | 336 ++ .../SLPVectorizer/AMDGPU/bswap-inseltpoison.ll | 38 + .../SLPVectorizer/AMDGPU/round-inseltpoison.ll | 38 + .../ARM/extract-insert-inseltpoison.ll | 31 + .../non-vectorizable-intrinsic-inseltpoison.ll | 57 + .../SLPVectorizer/X86/PR35865-inseltpoison.ll | 29 + .../X86/alternate-calls-inseltpoison.ll | 65 + .../X86/alternate-cast-inseltpoison.ll | 466 +++ .../SLPVectorizer/X86/alternate-fp-inseltpoison.ll | 179 + .../X86/alternate-int-inseltpoison.ll | 497 +++ .../SLPVectorizer/X86/arith-fp-inseltpoison.ll | 1365 +++++++ .../X86/blending-shuffle-inseltpoison.ll | 200 + .../SLPVectorizer/X86/cmp_commute-inseltpoison.ll | 283 ++ .../X86/crash_scheduling-inseltpoison.ll | 81 + .../X86/external_user_jumbled_load-inseltpoison.ll | 43 + .../X86/extract-shuffle-inseltpoison.ll | 22 + llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 147 + llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 147 + .../SLPVectorizer/X86/fptosi-inseltpoison.ll | 534 +++ .../SLPVectorizer/X86/hadd-inseltpoison.ll | 433 +++ .../SLPVectorizer/X86/hsub-inseltpoison.ll | 433 +++ .../insert-element-build-vector-inseltpoison.ll | 540 +++ .../SLPVectorizer/X86/load-merge-inseltpoison.ll | 208 ++ .../SLPVectorizer/X86/pr31599-inseltpoison.ll | 30 + .../SLPVectorizer/X86/pr42022-inseltpoison.ll | 278 ++ .../SLPVectorizer/X86/pr44067-inseltpoison.ll | 118 + .../SLPVectorizer/X86/pr47629-inseltpoison.ll | 664 ++++ .../SLPVectorizer/X86/sext-inseltpoison.ll | 1039 ++++++ .../SLPVectorizer/X86/sign-extend-inseltpoison.ll | 62 + .../SLPVectorizer/X86/sitofp-inseltpoison.ll | 1331 +++++++ .../SLPVectorizer/X86/value-bug-inseltpoison.ll | 108 + .../X86/vec_list_bias-inseltpoison.ll | 105 + .../SLPVectorizer/X86/zext-inseltpoison.ll | 1123 ++++++ .../vectorizable-functions-inseltpoison.ll | 78 + .../Transforms/Scalarizer/basic-inseltpoison.ll | 561 +++ .../Scalarizer/dbgloc-bug-inseltpoison.ll | 44 + .../Scalarizer/order-bug-inseltpoison.ll | 24 + .../ARM/speculate-vector-ops-inseltpoison.ll | 112 + .../speculate-vector-ops-inseltpoison.ll | 60 + .../spec-other-inseltpoison.ll | 88 + .../rebuild-ssa-infinite-loop-inseltpoison.ll | 53 + .../AMDGPU/as-transition-inseltpoison.ll | 36 + .../VectorCombine/Hexagon/load-inseltpoison.ll | 17 + .../X86/extract-binop-inseltpoison.ll | 575 +++ .../VectorCombine/X86/insert-binop-inseltpoison.ll | 234 ++ .../X86/insert-binop-with-constant-inseltpoison.ll | 728 ++++ .../VectorCombine/X86/load-inseltpoison.ll | 649 ++++ .../X86/scalarize-cmp-inseltpoison.ll | 290 ++ llvm/test/tools/llvm-readobj/ELF/file-types.test | 10 +- llvm/test/tools/obj2yaml/ELF/gnu-hash-section.yaml | 21 +- llvm/tools/llvm-profgen/llvm-profgen.cpp | 4 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 49 +- llvm/tools/obj2yaml/elf2yaml.cpp | 4 +- llvm/unittests/ADT/SmallVectorTest.cpp | 25 + .../Analysis/IRSimilarityIdentifierTest.cpp | 190 +- llvm/unittests/Support/TargetParserTest.cpp | 1112 +++--- .../Transforms/Scalar/LoopPassManagerTest.cpp | 77 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 57 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 28 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 5 +- llvm/utils/TableGen/OptParserEmitter.cpp | 41 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 6 +- llvm/utils/gn/secondary/clang/unittests/BUILD.gn | 2 +- mlir/docs/ConversionToLLVMDialect.md | 467 --- mlir/docs/Dialects/Linalg.md | 110 +- mlir/docs/Dialects/SPIR-V.md | 2 +- mlir/docs/LLVMDialectMemRefConvention.md | 439 +++ mlir/docs/Passes.md | 4 + mlir/docs/PatternRewriter.md | 2 +- mlir/docs/SPIRVToLLVMDialectConversion.md | 137 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 21 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 21 +- .../mlir/Conversion/GPUToSPIRV/ConvertGPUToSPIRV.h | 29 - .../Conversion/GPUToSPIRV/ConvertGPUToSPIRVPass.h | 30 - .../mlir/Conversion/GPUToSPIRV/GPUToSPIRV.h | 29 + .../mlir/Conversion/GPUToSPIRV/GPUToSPIRVPass.h | 29 + .../mlir/Conversion/LinalgToSPIRV/LinalgToSPIRV.h | 4 +- .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.h | 4 +- mlir/include/mlir/Conversion/Passes.h | 9 +- mlir/include/mlir/Conversion/Passes.td | 17 + .../mlir/Conversion/SCFToSPIRV/SCFToSPIRV.h | 4 +- .../mlir/Conversion/SCFToSPIRV/SCFToSPIRVPass.h | 25 + .../Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.h | 60 - .../SPIRVToLLVM/ConvertSPIRVToLLVMPass.h | 38 - .../mlir/Conversion/SPIRVToLLVM/SPIRVToLLVM.h | 60 + .../mlir/Conversion/SPIRVToLLVM/SPIRVToLLVMPass.h | 38 + .../StandardToLLVM/ConvertStandardToLLVM.h | 13 +- .../StandardToSPIRV/ConvertStandardToSPIRV.h | 35 - .../StandardToSPIRV/ConvertStandardToSPIRVPass.h | 28 - .../Conversion/StandardToSPIRV/StandardToSPIRV.h | 35 + .../StandardToSPIRV/StandardToSPIRVPass.h | 28 + .../VectorToSPIRV/ConvertVectorToSPIRV.h | 29 - .../VectorToSPIRV/ConvertVectorToSPIRVPass.h | 25 - .../mlir/Conversion/VectorToSPIRV/VectorToSPIRV.h | 29 + .../Conversion/VectorToSPIRV/VectorToSPIRVPass.h | 25 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 35 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 32 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 182 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 9 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 14 +- mlir/include/mlir/Dialect/Linalg/EDSC/Builders.h | 15 +- mlir/include/mlir/Dialect/Linalg/EDSC/Intrinsics.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 9 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 122 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 632 ++-- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 166 - mlir/include/mlir/Dialect/OpenMP/OpenMPOps.td | 5 + .../Dialect/SPIRV/IR/SPIRVGLSLCanonicalization.h | 31 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 20 +- mlir/include/mlir/Dialect/Vector/VectorOps.h | 2 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 66 +- mlir/include/mlir/Dialect/Vector/VectorUtils.h | 4 +- mlir/include/mlir/IR/ImplicitLocOpBuilder.h | 123 + mlir/include/mlir/IR/OpBase.td | 24 +- mlir/include/mlir/Interfaces/VectorInterfaces.td | 28 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 + .../Dialect/Linalg/CPU/test-tensor-matmul.mlir | 2 +- .../AffineToStandard/AffineToStandard.cpp | 125 +- mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 156 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 105 +- mlir/lib/Conversion/GPUCommon/GPUOpsLowering.h | 24 +- .../GPUCommon/IndexIntrinsicsOpLowering.h | 13 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 14 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 8 +- mlir/lib/Conversion/GPUToSPIRV/CMakeLists.txt | 8 +- .../Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp | 347 -- .../GPUToSPIRV/ConvertGPUToSPIRVPass.cpp | 73 - mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.cpp | 348 ++ mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRVPass.cpp | 70 + .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 106 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 2 +- mlir/lib/Conversion/LinalgToSPIRV/CMakeLists.txt | 2 +- .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 2 +- .../Conversion/LinalgToSPIRV/LinalgToSPIRVPass.cpp | 2 +- mlir/lib/Conversion/SCFToSPIRV/CMakeLists.txt | 5 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 5 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRVPass.cpp | 51 + mlir/lib/Conversion/SPIRVToLLVM/CMakeLists.txt | 4 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 11 +- .../Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.cpp | 1559 -------- .../SPIRVToLLVM/ConvertSPIRVToLLVMPass.cpp | 61 - mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 1561 ++++++++ .../lib/Conversion/SPIRVToLLVM/SPIRVToLLVMPass.cpp | 61 + .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 263 +- mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt | 6 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 1127 ------ .../StandardToSPIRV/ConvertStandardToSPIRVPass.cpp | 50 - .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 20 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 1131 ++++++ .../StandardToSPIRV/StandardToSPIRVPass.cpp | 49 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 94 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 16 +- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 41 +- mlir/lib/Conversion/VectorToSPIRV/CMakeLists.txt | 1 + .../lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp | 43 +- .../Conversion/VectorToSPIRV/VectorToSPIRVPass.cpp | 53 + mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 18 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 248 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 283 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 22 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 12 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 94 +- mlir/lib/Dialect/Linalg/EDSC/Builders.cpp | 65 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 390 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 113 +- .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 17 +- .../Linalg/Transforms/ElementwiseToLinalg.cpp | 62 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 50 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 152 +- .../Dialect/Linalg/Transforms/Generalization.cpp | 8 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Interchange.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 11 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 20 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 58 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 17 +- .../Dialect/Linalg/Transforms/Vectorization.cpp | 11 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 6 - mlir/lib/Dialect/SPIRV/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/SPIRV/IR/SPIRVCanonicalization.td | 30 + .../Dialect/SPIRV/IR/SPIRVGLSLCanonicalization.cpp | 35 + .../Dialect/SPIRV/Transforms/SPIRVConversion.cpp | 12 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 4 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 253 +- .../Dialect/Vector/VectorTransferOpTransforms.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 57 +- mlir/lib/Dialect/Vector/VectorUtils.cpp | 12 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 19 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 45 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 136 +- mlir/lib/Target/SPIRV/Deserialization.cpp | 106 + mlir/lib/Target/SPIRV/Serialization.cpp | 62 +- .../Conversion/AffineToStandard/lower-affine.mlir | 125 + .../lower-memcpy-to-gpu-runtime-calls.mlir | 19 + ...est_spirv_entry_point.mlir => entry-point.mlir} | 0 mlir/test/Conversion/GPUToSPIRV/if.mlir | 167 - mlir/test/Conversion/GPUToSPIRV/loop.mlir | 98 - mlir/test/Conversion/SCFToSPIRV/for.mlir | 86 + mlir/test/Conversion/SCFToSPIRV/if.mlir | 156 + .../StandardToSPIRV/std-ops-to-spirv.mlir | 26 + mlir/test/Dialect/GPU/invalid.mlir | 14 + mlir/test/Dialect/GPU/ops.mlir | 11 + mlir/test/Dialect/LLVMIR/invalid.mlir | 8 +- mlir/test/Dialect/Linalg/bufferize.mlir | 88 +- .../Linalg/canonicalize-duplicate-inputs.mlir | 38 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 9 +- .../Linalg/convert-elementwise-to-linalg.mlir | 72 +- .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 61 +- mlir/test/Dialect/Linalg/fold-unit-trip-loops.mlir | 21 +- mlir/test/Dialect/Linalg/fusion-tensor.mlir | 439 ++- mlir/test/Dialect/Linalg/generalize-named-ops.mlir | 12 +- mlir/test/Dialect/Linalg/invalid.mlir | 137 +- mlir/test/Dialect/Linalg/parallel-loops.mlir | 4 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 211 +- .../Linalg/reshape_linearization_fusion.mlir | 206 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 68 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 81 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 101 +- mlir/test/Dialect/Linalg/sparse_invalid.mlir | 112 +- mlir/test/Dialect/Linalg/sparse_parallel.mlir | 12 +- mlir/test/Dialect/Linalg/sparse_storage.mlir | 5 +- mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 4 +- .../test/Dialect/Linalg/tile-and-fuse-tensors.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 6 +- .../SPIRV/Transforms/glsl_canonicalize.mlir | 113 + mlir/test/Dialect/Vector/canonicalize.mlir | 47 + mlir/test/Dialect/Vector/invalid.mlir | 12 +- mlir/test/Dialect/Vector/ops.mlir | 48 + mlir/test/Dialect/Vector/vector-transforms.mlir | 36 +- mlir/test/EDSC/builder-api-test.cpp | 12 +- mlir/test/Target/openmp-llvm.mlir | 34 +- mlir/test/lib/Dialect/SPIRV/CMakeLists.txt | 1 + .../lib/Dialect/SPIRV/TestGLSLCanonicalization.cpp | 39 + mlir/test/lib/Transforms/TestConvertCallOp.cpp | 3 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 5 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 3 - mlir/test/mlir-tblgen/op-decl.td | 4 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 7 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 28 +- mlir/tools/mlir-opt/mlir-opt.cpp | 2 + .../mlir-rocm-runner/rocm-runtime-wrappers.cpp | 5 + .../mlir-spirv-cpu-runner.cpp | 4 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 44 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 50 +- .../mlir-vulkan-runner/mlir-vulkan-runner.cpp | 4 +- openmp/docs/SupportAndFAQ.rst | 50 +- openmp/docs/design/Runtimes.rst | 82 + 1019 files changed, 193249 insertions(+), 16804 deletions(-) mode change 100644 => 100755 clang/lib/Format/TokenAnnotator.cpp delete mode 100644 clang/test/CodeGenCXX/template-arguments.cpp delete mode 100644 clang/test/SemaTemplate/instantiation-dependence.cpp delete mode 100644 clang/test/SemaTemplate/temp_arg_nontype_cxx17.cpp create mode 100644 clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp delete mode 100644 clang/tools/scan-view/share/FileRadar.scpt delete mode 100644 clang/tools/scan-view/share/GetRadarVersion.scpt delete mode 100644 clang/tools/scan-view/share/Reporter.py delete mode 100644 lld/test/ELF/Inputs/i386-static-tls-model4.s delete mode 100644 lld/test/ELF/x86-64-reloc-tpoff32-fpic.s delete mode 100644 lld/test/MachO/Inputs/libfunction.s create mode 100644 lld/test/MachO/private-extern.s create mode 100644 lld/test/MachO/weak-private-extern.s create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CMakeLists.txt create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYELFObjectWriter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCAsmInfo.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCCodeEmitter.h create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.cpp create mode 100644 llvm/lib/Target/CSKY/MCTargetDesc/CSKYMCTargetDesc.h create mode 100644 llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td create mode 100644 llvm/test/Analysis/BranchProbabilityInfo/deopt-invoke.ll create mode 100644 llvm/test/Analysis/BranchProbabilityInfo/unreachable.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/kryo-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/PowerPC/insert_extract-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/SystemZ/vectorinstrs-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/insert-extract-at-zero-inseltp [...] create mode 100644 llvm/test/Analysis/CostModel/X86/loop_v2-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/masked-intrinsic-cost-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/uniformshift-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/vector-insert-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/vector_gep-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/vshift-ashr-cost-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/vshift-lshr-cost-inseltpoison.ll create mode 100644 llvm/test/Analysis/CostModel/X86/vshift-shl-cost-inseltpoison.ll create mode 100644 llvm/test/Analysis/DemandedBits/vectors-inseltpoison.ll create mode 100644 llvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-rev.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-rev.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll create mode 100644 llvm/test/CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir create mode 100644 llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir create mode 100644 llvm/test/CodeGen/PowerPC/store-rightmost-vector-elt.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll create mode 100644 llvm/test/CodeGen/Thumb2/schedm7-hazard.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/lea-opt.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/returnaddr.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/stacksave.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vec_and.ll create mode 100644 llvm/test/CodeGen/X86/basic-block-sections_2.ll create mode 100644 llvm/test/DebugInfo/X86/stack-value-piece-inseltpoison.ll rename llvm/test/MC/ELF/{fde.s => cfi-fde-encoding.s} (100%) rename llvm/test/MC/{X86/return-column.s => ELF/cfi-return-column.s} (100%) rename llvm/test/MC/{X86 => ELF}/cfi-scope-errors.s (100%) create mode 100644 llvm/test/MC/ELF/cfi-scope-errors2.s rename llvm/test/MC/{X86 => ELF}/expand-var.s (100%) delete mode 100644 llvm/test/MC/X86/cfi-open-within-another-crash.s rename llvm/test/MC/X86/{pr38826.s => cfi_offset-eip.s} (100%) rename llvm/test/MC/X86/{cfi_def_cfa-crash.s => compact-unwind-cfi_def_cfa.s} (100%) delete mode 100644 llvm/test/MC/X86/fde-reloc.s delete mode 100644 llvm/test/Object/elf-unknown-type.test create mode 100644 llvm/test/TableGen/substr.td create mode 100644 llvm/test/Transforms/Attributor/dereferenceable-2-inseltpoison.ll create mode 100644 llvm/test/Transforms/BDCE/vectors-inseltpoison.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/AArch64/gather-scatter-opt- [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/AMDGPU/bypass-slow-div-debu [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/ARM/sink-add-mul-shufflevec [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/ARM/sinkchain-inseltpoison.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/gather-scatter-opt-inse [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/sink-addrmode-inseltpoison.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/vec-shift-inseltpoison.ll create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/x86-shuffle-sink-inselt [...] create mode 100644 llvm/test/Transforms/GVN/2016-08-30-MaskedScatterGather-inseltp [...] create mode 100644 llvm/test/Transforms/GVN/constexpr-vector-constainsundef-crash- [...] create mode 100644 llvm/test/Transforms/GVN/non-integral-pointers-inseltpoison.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-commutative-fp.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-commutative.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-isomorphic-predicates.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/old-pass-regress [...] create mode 100644 llvm/test/Transforms/InferFunctionAttrs/dereferenceable-inseltp [...] create mode 100644 llvm/test/Transforms/InstCombine/AArch64/sve-bitcast-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/amdgcn-demanded-vector- [...] create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-addsub-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-avx512-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-pack-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-sse-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-sse2-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-sse41-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-vec_demanded_elts-inse [...] create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-vector-shifts-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-xop-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/bitcast-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/bitcast-vec-canon-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/broadcast-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/extractelement-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/fold-vector-zero-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/icmp-bc-vec-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/inselt-binop-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/insert-extract-shuffle-inseltp [...] delete mode 100644 llvm/test/Transforms/InstCombine/limit-max-iterations.ll create mode 100644 llvm/test/Transforms/InstCombine/masked_intrinsics-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/pr38984-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/scalarization-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/select-extractelement-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shift-add-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/shufflevector-div-rem-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/trunc-extractelement-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/udiv-pow2-vscale-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec_demanded_elts-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec_extract_var_elt-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec_gep_scalar_arg-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec_phi_extract-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vec_shuffle-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vector-casts-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vector_gep1-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vector_insertelt_shuffle-insel [...] create mode 100644 llvm/test/Transforms/InstCombine/vscale_extractelement-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstCombine/vscale_insertelement-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/InsertElement-insel [...] create mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/vscale-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/vscale-shufflevecto [...] create mode 100644 llvm/test/Transforms/InstSimplify/select-inseltpoison.ll create mode 100644 llvm/test/Transforms/InstSimplify/vscale-inseltpoison.ll create mode 100644 llvm/test/Transforms/LoadStoreVectorizer/AMDGPU/selects-inseltp [...] create mode 100644 llvm/test/Transforms/LoadStoreVectorizer/X86/load-width-inseltp [...] create mode 100644 llvm/test/Transforms/LoadStoreVectorizer/X86/vectorize-i8-neste [...] create mode 100644 llvm/test/Transforms/LoopDeletion/noop-loops-with-subloops.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/ARM/vctp-chains-inseltp [...] create mode 100644 llvm/test/Transforms/LoopUnroll/PowerPC/p8-unrolling-legalize-v [...] create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-const-TC.ll create mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-divisible-TC.ll create mode 100644 llvm/test/Transforms/NewGVN/2016-08-30-MaskedScatterGather-xfai [...] create mode 100644 llvm/test/Transforms/PGOProfile/counter_promo_nest-inseltpoison.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/addsub-inseltpoison.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/horiz-math-inseltpoison.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/scalarization-inseltpoison.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/vector-trunc-inseltpoison.ll create mode 100644 llvm/test/Transforms/RewriteStatepointsForGC/base-vector-inselt [...] create mode 100644 llvm/test/Transforms/RewriteStatepointsForGC/check_traversal_or [...] create mode 100644 llvm/test/Transforms/RewriteStatepointsForGC/live-vector-nospli [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/accelerate-vector-fu [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/insertelement-inselt [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/AArch64/transpose-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AMDGPU/add_sub_sat-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AMDGPU/bswap-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/AMDGPU/round-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/ARM/extract-insert-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/NVPTX/non-vectorizable-intri [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/PR35865-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/alternate-calls-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/alternate-cast-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/alternate-fp-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/alternate-int-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/arith-fp-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/blending-shuffle-inseltp [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/cmp_commute-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/crash_scheduling-inseltp [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/external_user_jumbled_lo [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/extract-shuffle-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/fptosi-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/hadd-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/hsub-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/insert-element-build-vec [...] create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/load-merge-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/pr31599-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/pr42022-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/pr44067-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/pr47629-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/sext-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/sign-extend-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/sitofp-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/value-bug-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/vec_list_bias-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/zext-inseltpoison.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/vectorizable-functions-insel [...] create mode 100644 llvm/test/Transforms/Scalarizer/basic-inseltpoison.ll create mode 100644 llvm/test/Transforms/Scalarizer/dbgloc-bug-inseltpoison.ll create mode 100644 llvm/test/Transforms/Scalarizer/order-bug-inseltpoison.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/ARM/speculate-vector-ops-insel [...] create mode 100644 llvm/test/Transforms/SimplifyCFG/speculate-vector-ops-inseltpoison.ll create mode 100644 llvm/test/Transforms/SpeculativeExecution/spec-other-inseltpoison.ll create mode 100644 llvm/test/Transforms/StructurizeCFG/rebuild-ssa-infinite-loop-i [...] create mode 100644 llvm/test/Transforms/VectorCombine/AMDGPU/as-transition-inseltp [...] create mode 100644 llvm/test/Transforms/VectorCombine/Hexagon/load-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/extract-binop-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/insert-binop-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/insert-binop-with-consta [...] create mode 100644 llvm/test/Transforms/VectorCombine/X86/load-inseltpoison.ll create mode 100644 llvm/test/Transforms/VectorCombine/X86/scalarize-cmp-inseltpoison.ll create mode 100644 mlir/docs/LLVMDialectMemRefConvention.md delete mode 100644 mlir/include/mlir/Conversion/GPUToSPIRV/ConvertGPUToSPIRV.h delete mode 100644 mlir/include/mlir/Conversion/GPUToSPIRV/ConvertGPUToSPIRVPass.h create mode 100644 mlir/include/mlir/Conversion/GPUToSPIRV/GPUToSPIRV.h create mode 100644 mlir/include/mlir/Conversion/GPUToSPIRV/GPUToSPIRVPass.h create mode 100644 mlir/include/mlir/Conversion/SCFToSPIRV/SCFToSPIRVPass.h delete mode 100644 mlir/include/mlir/Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.h delete mode 100644 mlir/include/mlir/Conversion/SPIRVToLLVM/ConvertSPIRVToLLVMPass.h create mode 100644 mlir/include/mlir/Conversion/SPIRVToLLVM/SPIRVToLLVM.h create mode 100644 mlir/include/mlir/Conversion/SPIRVToLLVM/SPIRVToLLVMPass.h delete mode 100644 mlir/include/mlir/Conversion/StandardToSPIRV/ConvertStandardToSPIRV.h delete mode 100644 mlir/include/mlir/Conversion/StandardToSPIRV/ConvertStandardToS [...] create mode 100644 mlir/include/mlir/Conversion/StandardToSPIRV/StandardToSPIRV.h create mode 100644 mlir/include/mlir/Conversion/StandardToSPIRV/StandardToSPIRVPass.h delete mode 100644 mlir/include/mlir/Conversion/VectorToSPIRV/ConvertVectorToSPIRV.h delete mode 100644 mlir/include/mlir/Conversion/VectorToSPIRV/ConvertVectorToSPIRVPass.h create mode 100644 mlir/include/mlir/Conversion/VectorToSPIRV/VectorToSPIRV.h create mode 100644 mlir/include/mlir/Conversion/VectorToSPIRV/VectorToSPIRVPass.h delete mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVGLSLCanonicalization.h create mode 100644 mlir/include/mlir/IR/ImplicitLocOpBuilder.h delete mode 100644 mlir/lib/Conversion/GPUToSPIRV/ConvertGPUToSPIRV.cpp delete mode 100644 mlir/lib/Conversion/GPUToSPIRV/ConvertGPUToSPIRVPass.cpp create mode 100644 mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.cpp create mode 100644 mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRVPass.cpp create mode 100644 mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRVPass.cpp delete mode 100644 mlir/lib/Conversion/SPIRVToLLVM/ConvertSPIRVToLLVM.cpp delete mode 100644 mlir/lib/Conversion/SPIRVToLLVM/ConvertSPIRVToLLVMPass.cpp create mode 100644 mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp create mode 100644 mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVMPass.cpp delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/ConvertStandardToSPIRV.cpp delete mode 100644 mlir/lib/Conversion/StandardToSPIRV/ConvertStandardToSPIRVPass.cpp create mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.cpp create mode 100644 mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRVPass.cpp create mode 100644 mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRVPass.cpp create mode 100644 mlir/lib/Dialect/SPIRV/IR/SPIRVGLSLCanonicalization.cpp create mode 100644 mlir/test/Conversion/GPUCommon/lower-memcpy-to-gpu-runtime-calls.mlir rename mlir/test/Conversion/GPUToSPIRV/{test_spirv_entry_point.mlir => entry-point [...] delete mode 100644 mlir/test/Conversion/GPUToSPIRV/if.mlir delete mode 100644 mlir/test/Conversion/GPUToSPIRV/loop.mlir create mode 100644 mlir/test/Conversion/SCFToSPIRV/for.mlir create mode 100644 mlir/test/Conversion/SCFToSPIRV/if.mlir create mode 100644 mlir/test/Dialect/SPIRV/Transforms/glsl_canonicalize.mlir create mode 100644 mlir/test/lib/Dialect/SPIRV/TestGLSLCanonicalization.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (468cca439 -> f15fcf8dd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. from 468cca439 1: reset: linux-qemu: 21221 new f15fcf8dd 2: update: llvm-90177912a4dbf425a511caa6420e951a73c5fcf7: 21221 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 173 +- 02-prepare_abe/console.log | 440 +- 03-build_llvm/console.log | 13651 +++++++++++++------------- 04-build_linux/console.log | 801 +- 07-check_regression/console.log | 126 +- 07-check_regression/results.regressions | 10 +- 07-check_regression/trigger-build-linux | 4 - 07-check_regression/trigger-build-qemu | 4 - 08-update_baseline/console.log | 47 +- 08-update_baseline/results.regressions | 10 +- console.log | 15238 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- reset-baseline | 0 results | 6 - 14 files changed, 15197 insertions(+), 15329 deletions(-) delete mode 100644 07-check_regression/trigger-build-linux delete mode 100644 07-check_regression/trigger-build-qemu delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (544f4775360 -> 662b9c55cf0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/gcc. from 544f4775360 c++tools: Fix PIE [PR 98324] adds c142ae5e17e i386: Fix __builtin_trunc with FE_DOWNWARD rounding directi [...] adds 16929214fd1 libcody: Remove testsuite [PR 98318] adds feb3c40c8ee d: Force TYPE_MODE of classes and non-POD structs as BLKmode adds f3f237f7ee0 compiler: remove references to slicecopy and slicestringcopy adds 96de87b99bf Darwin : Adjust handling of MACOSX_DEPLOYMENT_TARGET for macOS 11. adds 6b7d53a2593 c++: Fix constexpr array ICE [PR98332] adds 550880a3168 c++: Fix up floating point complex handling in build_zero_i [...] adds 0a541e746c7 c++: Improve testcase [PR98332] adds 3932785450f compiler: nil-checked pointers and index expressions can trap adds 612cf351c70 c++: Fix initializing empty base from prvalue [PR97597] adds 745f22096c3 c++: EOF location [PR 96045] adds 36c08a8f212 mark some tests in gcc.target/arm as requiring "fpic" support adds eb81c997d81 Account for VxWorks headers in libstdc++ test on names adds fdd8560cce9 PR c++/98413 - ICE on placement new and member pointer adds 0df311657dc PR middle-end/98160 - ICE in warn_dealloc_offset on member [...] adds 85d8ebcfc23 Daily bump. adds 085fd2a46e5 compiler: parenthesize channel type strings if necessary adds 168be2b3afd RISC-V: Fix python3 compatibility for multilib-generator new 662b9c55cf0 C++ : Add the -stdlib= option. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: c++tools/ChangeLog | 7 ++ gcc/ChangeLog | 24 ++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 6 ++ gcc/builtins.c | 7 +- gcc/c-family/c.opt | 14 ++++ gcc/config.in | 6 ++ gcc/config/darwin-driver.c | 23 +++-- gcc/config/i386/i386-expand.c | 27 +++--- gcc/config/riscv/multilib-generator | 2 +- gcc/configure | 57 ++++++++++++- gcc/configure.ac | 44 ++++++++++ gcc/cp/ChangeLog | 25 ++++++ gcc/cp/call.c | 4 + gcc/cp/class.c | 31 ++++++- gcc/cp/constexpr.c | 4 +- gcc/cp/cp-tree.h | 1 + gcc/cp/g++spec.c | 74 +++++++++++++++-- gcc/cp/init.c | 2 +- gcc/cp/parser.c | 10 +++ gcc/cppdefault.c | 5 ++ gcc/cppdefault.h | 7 +- gcc/d/ChangeLog | 7 ++ gcc/d/types.cc | 10 ++- gcc/doc/invoke.texi | 10 +++ gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/escape.cc | 2 - gcc/go/gofrontend/expressions.cc | 10 +-- gcc/go/gofrontend/runtime.def | 8 -- gcc/go/gofrontend/types.cc | 15 ++++ gcc/incpath.c | 6 +- gcc/testsuite/ChangeLog | 97 ++++++++++++++++++++++ gcc/testsuite/c-c++-common/goacc/pr79428-1.c | 4 +- gcc/testsuite/c-c++-common/gomp/pr79428-2.c | 3 +- gcc/testsuite/c-c++-common/raw-string-6.c | 3 +- gcc/testsuite/g++.dg/cpp0x/constexpr-overflow3.C | 7 ++ gcc/testsuite/g++.dg/cpp0x/decltype63.C | 3 +- gcc/testsuite/g++.dg/cpp0x/gen-attrs-64.C | 1 - gcc/testsuite/g++.dg/cpp0x/pr68726.C | 1 - gcc/testsuite/g++.dg/cpp0x/pr78341.C | 1 - gcc/testsuite/g++.dg/cpp1y/pr65202.C | 3 +- gcc/testsuite/g++.dg/cpp1y/pr65340.C | 2 +- gcc/testsuite/g++.dg/cpp1y/pr68578.C | 2 +- gcc/testsuite/g++.dg/cpp1z/class-deduction44.C | 1 - gcc/testsuite/g++.dg/diagnostic/pr96045-1.C | 4 + gcc/testsuite/g++.dg/diagnostic/pr96045-2.C | 6 ++ gcc/testsuite/g++.dg/diagnostic/pr96045-3.C | 6 ++ .../g++.dg/diagnostic/unclosed-extern-c.C | 2 +- .../g++.dg/diagnostic/unclosed-function.C | 3 +- .../g++.dg/diagnostic/unclosed-namespace.C | 3 +- gcc/testsuite/g++.dg/diagnostic/unclosed-struct.C | 3 +- gcc/testsuite/g++.dg/ext/pr84598.C | 4 +- gcc/testsuite/g++.dg/init/empty3.C | 18 ++++ gcc/testsuite/g++.dg/other/switch4.C | 3 +- gcc/testsuite/g++.dg/parse/attr4.C | 1 - gcc/testsuite/g++.dg/parse/cond4.C | 3 +- gcc/testsuite/g++.dg/parse/crash10.C | 1 - gcc/testsuite/g++.dg/parse/crash18.C | 2 +- gcc/testsuite/g++.dg/parse/crash27.C | 2 +- gcc/testsuite/g++.dg/parse/crash34.C | 2 +- gcc/testsuite/g++.dg/parse/crash35.C | 2 +- gcc/testsuite/g++.dg/parse/crash52.C | 2 +- gcc/testsuite/g++.dg/parse/crash59.C | 2 +- gcc/testsuite/g++.dg/parse/crash61.C | 1 - gcc/testsuite/g++.dg/parse/crash67.C | 2 +- gcc/testsuite/g++.dg/parse/error14.C | 2 +- gcc/testsuite/g++.dg/parse/error56.C | 1 - gcc/testsuite/g++.dg/parse/invalid1.C | 2 +- .../g++.dg/parse/parameter-declaration-1.C | 4 +- gcc/testsuite/g++.dg/parse/parser-pr28152-2.C | 2 +- gcc/testsuite/g++.dg/parse/parser-pr28152.C | 2 +- gcc/testsuite/g++.dg/parse/pr68722.C | 1 - gcc/testsuite/g++.dg/parse/pr96258.C | 4 +- gcc/testsuite/g++.dg/pr46852.C | 1 - gcc/testsuite/g++.dg/pr46868.C | 1 - gcc/testsuite/g++.dg/template/crash115.C | 1 - gcc/testsuite/g++.dg/template/crash43.C | 1 - gcc/testsuite/g++.dg/template/crash90.C | 3 +- gcc/testsuite/g++.dg/template/error-recovery1.C | 1 - gcc/testsuite/g++.dg/template/error57.C | 2 +- gcc/testsuite/g++.dg/warn/pr98160.C | 30 +++++++ gcc/testsuite/g++.dg/warn/pr98413.C | 23 +++++ gcc/testsuite/g++.old-deja/g++.other/crash31.C | 3 +- gcc/testsuite/gcc.target/arm/data-rel-1.c | 1 + gcc/testsuite/gcc.target/arm/data-rel-2.c | 1 + gcc/testsuite/gcc.target/arm/data-rel-3.c | 1 + gcc/testsuite/gcc.target/arm/pr44788.c | 1 + gcc/testsuite/gcc.target/arm/pr52006.c | 1 + gcc/testsuite/gcc.target/arm/pr59858.c | 1 + .../gcc.target/arm/require-pic-register-loc.c | 17 ++-- gcc/testsuite/gcc.target/arm/tlscall.c | 1 + gcc/testsuite/gcc.target/i386/pr96793-1.c | 28 +++++++ gcc/testsuite/gdc.dg/pr98427.d | 23 +++++ libcody/ChangeLog | 12 +++ libcody/Makefile.in | 2 +- libcody/tests/01-serialize/connect.cc | 30 ------- libcody/tests/01-serialize/decoder.cc | 73 ---------------- libcody/tests/01-serialize/encoder.cc | 48 ----------- libcody/tests/02-comms/client-1.cc | 97 ---------------------- libcody/tests/02-comms/pivot-1.cc | 76 ----------------- libcody/tests/02-comms/server-1.cc | 68 --------------- libcody/tests/Makesub.in | 36 -------- libcody/tests/jouster | 11 --- libstdc++-v3/ChangeLog | 4 + libstdc++-v3/testsuite/17_intro/names.cc | 41 +++++++++ 105 files changed, 741 insertions(+), 568 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-overflow3.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr96045-1.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr96045-2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/pr96045-3.C create mode 100644 gcc/testsuite/g++.dg/init/empty3.C create mode 100644 gcc/testsuite/g++.dg/warn/pr98160.C create mode 100644 gcc/testsuite/g++.dg/warn/pr98413.C create mode 100644 gcc/testsuite/gcc.target/i386/pr96793-1.c create mode 100644 gcc/testsuite/gdc.dg/pr98427.d delete mode 100644 libcody/tests/01-serialize/connect.cc delete mode 100644 libcody/tests/01-serialize/decoder.cc delete mode 100644 libcody/tests/01-serialize/encoder.cc delete mode 100644 libcody/tests/02-comms/client-1.cc delete mode 100644 libcody/tests/02-comms/pivot-1.cc delete mode 100644 libcody/tests/02-comms/server-1.cc delete mode 100644 libcody/tests/Makesub.in delete mode 100755 libcody/tests/jouster -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (9423103f54 -> 99d8bab0c1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/binutils-gdb. from 9423103f54 Automatic date update in version.in adds dca11eb872 hurd: Fix getting VM_MIN/MAX_ADDRESS adds 06f6f78f62 hurd: Add changelog for dca11eb872c9 adds 05ecfa4726 Add myself to gdb/MAINTAINERS adds 016382f8a4 gdb: delete unused function print_char_chars adds 2c75ccb24c gdb: avoid accessing global C++ language implementation functions adds c5ee319e6c gdb: rename c_printchar as language_defn::printchar adds 76ca72bc5b gdb: remove LA_EMIT_CHAR macro adds 82fc57fd6b gdb: move go_language class declaration into header file adds 46157d77c3 gdb: move pascal_language into p-lang.h adds ed5797ee2c gdb/objc: fix bug in objc_language::opcode_print_table adds 1c4852651c gdb: move rust_language into rust-lang.h adds 5cc0917c38 gdb: remove some uses of LA_PRINT_STRING adds 279d901e5a x86-64: Add Intel LAM property support adds f37059ea22 Clarify language for the '?' packet adds 62fa7b3c6a Automatic date update in version.in adds de34d42812 PR27100, final link failed: bad value adds dccc31dee3 asan: print_vms_time signed integer overflow adds 99d8bab0c1 SHF_GNU_RETAIN 7a and 7b tests No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 + bfd/elf-linker-x86.h | 28 +- bfd/elfxx-x86.c | 97 ++++-- bfd/version.h | 2 +- binutils/ChangeLog | 19 ++ binutils/NEWS | 2 + binutils/doc/binutils.texi | 3 +- binutils/elfedit.c | 8 +- binutils/readelf.c | 27 +- binutils/testsuite/binutils-all/x86-64/lam-u48.d | 12 + binutils/testsuite/binutils-all/x86-64/lam-u48.s | 27 ++ binutils/testsuite/binutils-all/x86-64/lam-u57.d | 12 + binutils/testsuite/binutils-all/x86-64/lam-u57.s | 27 ++ gdb/ChangeLog | 172 ++++++++++ gdb/MAINTAINERS | 1 + gdb/c-lang.c | 7 +- gdb/c-lang.h | 2 - gdb/doc/ChangeLog | 4 + gdb/doc/gdb.texinfo | 7 +- gdb/dwarf2/read.c | 7 +- gdb/expprint.c | 19 +- gdb/f-lang.h | 2 +- gdb/f-valprint.c | 10 +- gdb/gnu-nat.c | 1 + gdb/go-exp.y | 4 +- gdb/go-lang.c | 164 +++------- gdb/go-lang.h | 94 +++++- gdb/go-typeprint.c | 6 +- gdb/go-valprint.c | 5 +- gdb/guile/scm-pretty-print.c | 4 +- gdb/language.c | 9 - gdb/language.h | 2 - gdb/objc-lang.c | 2 +- gdb/p-exp.y | 11 +- gdb/p-lang.c | 384 ++++++++-------------- gdb/p-lang.h | 245 ++++++++++++-- gdb/p-typeprint.c | 214 +++++------- gdb/p-valprint.c | 30 +- gdb/python/py-prettyprint.c | 4 +- gdb/rust-exp.y | 2 +- gdb/rust-lang.c | 397 +++++++---------------- gdb/rust-lang.h | 198 ++++++++++- gdb/symtab.c | 3 +- gdb/valprint.c | 37 --- gdb/valprint.h | 3 - include/ChangeLog | 5 + include/elf/common.h | 2 + ld/ChangeLog | 45 +++ ld/NEWS | 13 + ld/emulparams/cet.sh | 14 +- ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/x86-64-lam.sh | 69 ++++ ld/ld.texi | 44 +++ ld/ldlang.c | 4 +- ld/ldlang.h | 3 + ld/testsuite/ld-elf/retain7a.d | 3 +- ld/testsuite/ld-elf/retain7b.d | 6 +- ld/testsuite/ld-scripts/data.d | 1 + ld/testsuite/ld-scripts/data.exp | 9 +- ld/testsuite/ld-scripts/fill.d | 1 + ld/testsuite/ld-scripts/fill16.d | 1 + ld/testsuite/ld-scripts/pr27100.d | 10 + ld/testsuite/ld-scripts/pr27100.s | 2 + ld/testsuite/ld-scripts/pr27100.t | 2 + ld/testsuite/ld-x86-64/property-x86-lam-u48-1a.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u48-1b.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u48-2.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u48-3a.d | 12 + ld/testsuite/ld-x86-64/property-x86-lam-u48-3b.d | 12 + ld/testsuite/ld-x86-64/property-x86-lam-u48-4.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u48-5.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u48.s | 27 ++ ld/testsuite/ld-x86-64/property-x86-lam-u57-1a.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u57-1b.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u57-2.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u57-3a.d | 12 + ld/testsuite/ld-x86-64/property-x86-lam-u57-3b.d | 12 + ld/testsuite/ld-x86-64/property-x86-lam-u57-4.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u57-5.d | 11 + ld/testsuite/ld-x86-64/property-x86-lam-u57.s | 27 ++ ld/testsuite/ld-x86-64/x86-64.exp | 14 + 81 files changed, 1789 insertions(+), 998 deletions(-) create mode 100644 binutils/testsuite/binutils-all/x86-64/lam-u48.d create mode 100644 binutils/testsuite/binutils-all/x86-64/lam-u48.s create mode 100644 binutils/testsuite/binutils-all/x86-64/lam-u57.d create mode 100644 binutils/testsuite/binutils-all/x86-64/lam-u57.s create mode 100644 ld/emulparams/x86-64-lam.sh create mode 100644 ld/testsuite/ld-scripts/pr27100.d create mode 100644 ld/testsuite/ld-scripts/pr27100.s create mode 100644 ld/testsuite/ld-scripts/pr27100.t create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-1a.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-1b.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-2.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-3a.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-3b.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-4.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48-5.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u48.s create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-1a.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-1b.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-2.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-3a.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-3b.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-4.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57-5.d create mode 100644 ld/testsuite/ld-x86-64/property-x86-lam-u57.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 8 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2020