Tcwg-commits October 2020

tcwg-commits@lists.linaro.org

6 participants
5974 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_O3 updated (69c56ce673d -> 679dbc9dcec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_O3 in repository toolchain/ci/gcc. from 69c56ce673d libgfortran/m4/unpack.m4: Silence -Wmaybe-uninitialized adds 77a23a825c2 irange_allocator class adds 9042b6605c2 net: add hurd build tag adds 53d28fd4e16 analyzer: fix sm_state_map::print adds 01eabbeadb6 analyzer: fix ICE on non-pointer longjmp [PR97233] adds 20d16d61dd2 analyzer: remove unused field adds c0ed6afef78 analyzer: add some missing FINAL OVERRIDEs adds e84761c6f32 Daily bump. adds 090d3f5ab39 RISC-V/libgcc: Use `-fasynchronous-unwind-tables' for LIB2_ [...] adds 82693c4421d testsuite: Skip symver1 on AIX. adds 37ffe56c01e Revert "switch lowering: limit number of cluster attemps" adds e46858e4eee switch conversion: make a rapid speed up adds f322701e246 aarch64: Fix ordering of aarch64-cores.def adds 30784833af0 RISC-V: Define __riscv_cmodel_medany for PIC mode. adds 95e10b8aa10 arm: Add new vector mode macros adds 6f513951972 libgomp: disable barriers in nested teams adds 29aef377d81 tree-optimization/97238 - fix typo causing ICE adds d68f4d2ecb8 Add missing FSF copyright notes for x86 intrinsic headers. adds b1570930df6 move permute optimization to optimize-slp adds 39a27bb01aa tree-optimization/97241 - fix ICE in reduction vectorization adds cc61827b55e c++: Identifier type value should not update binding adds 74b5b8dec46 testsuite: Prevent spellcheck-inttypes failures on AIX. adds adcf8a11c77 c++: Name lookup simplifications adds dec881f85ab x86: Replace <enqcmdntrin.h> with <enqcmdintrin.h> adds 7cbfe0894de c++: Hiddenness is a property of the symbol table adds 9b4b1ed50f1 analyzer: silence -Wsign-compare warnings adds f836f3bc8f7 aarch64: add support for Cortex-X1 adds 0eef5eea2b4 arm: add support for Cortex-X1 adds 6649df18f98 Fix GCC 10+ build failure with zstd version 1.2.0 or older. adds d60d63a00bb analyzer: fix signal-handler registration location [PR95188] adds 01852cc865c testsuite: Remove unnecessary DWARF2 xfails on AIX adds 969baf03acd c++: Implement -Wrange-loop-construct [PR94695] adds 873f8c1e6df Correct and improve -Wnonnull for calls to functions with V [...] adds 58614b10edc rs6000: Use parameterized names for tablejump adds 93bca37c0a6 Daily bump. adds ac001f5ce60 Re: rs6000: Use parameterized names for tablejump adds de2c1d00f27 gcc/configure typo fix adds f63023fafbb arm: Fix ICEs in no-literal-pool.c on MVE [PR97251] adds d4f9e819760 aarch64: Tweak movti and movtf patterns adds 135b043196b PR target/96313 AArch64: vqmovun* return types should be unsigned adds 2d8fbebdb1e PR target/97150 AArch64: 2nd parameter of unsigned Neon sca [...] adds 7d131029918 testsuite: Fix up amx* dg-do run tests with older binutils adds 92e652d8c21 i386: Define __LAHF_SAHF__ and __MOVBE__ macros, based on I [...] adds 4c0eb14bc85 [testsuite] Re-enable pr94600-{1,3}.c tests for arm adds 46183c96d2a x86: Use SET operation in MOVDIRI and MOVDIR64B adds bae974e6374 [nvptx] Add type arg to TARGET_LIBC_HAS_FUNCTION adds fcc4891d7f3 This patch fixes PR97045 - unlimited polymorphic array elem [...] adds 8b0a63e47cd OpenMP: Add implicit declare target for nested procedures adds 65167982efa Fortran: add contiguous check for ptr assignment, fix non-c [...] adds 734eed68537 c++: Kill DECL_HIDDEN_FRIEND_P adds aa248b8db9a middle-end: Refactor refcnt to use SLP_TREE_REF_COUNT for c [...] adds 97b798d80ba [SLP][VECT] Add check to fix 96837 adds 6bd4ce64eb4 [GCC][PATCH] arm: Fix MVE intrinsics polymorphic variants w [...] adds b6860cb96d0 aarch64: add support for Cortex-A78 and Cortex-A78AE adds 60e4b3cade5 arm: add support for Cortex-A78 and Cortex-A78AE adds 9ff2bcd9df8 amend SLP reduction testcases adds ef11f5b37b0 arm: [testsuite] Skip thumb2-cond-cmp tests on Cortex-M [PR94595] adds 373b99dc409 Add a testcase for PR target/96827 adds 1814c828a02 Add trailing dots so length of spec string matches number o [...] adds ecd700c1bc6 Fix some fnspec strings in trans-decl.c adds 091ddcc1b21 libgomp: Enforce 1-thread limit in subteams adds 73ae6eb5725 libstdc++: Use __is_same instead of __is_same_as adds e808f3fdfa8 PR c/97206 - ICE in composite_type on declarations of a sim [...] adds 7dbc7ad524a Avoid assuming a VLA access specification string contains a [...] adds d1ac0f0dfba libstdc++: Fix test_and_acquire / set_and_release for EABI [...] adds 660bfe61d40 Daily bump. adds cf7dae01734 c++: CTAD and explicit deduction guides for copy-list-init [...] adds c6be439b377 [RS6000] -mno-minimal-toc vs. power10 pcrelative adds 2dd7b93778d [RS6000] Adjust gcc asm for power10 adds 2c5499b57cf libgo: add 32-bit RISC-V (RV32) support adds 324bec558e9 PR target/97250: i386: Add support for x86-64-v2, x86-64-v3 [...] adds 36e691d3a62 tree-optimization/97255 - missing vector bool pattern of SR [...] adds 85516b71730 s390: Fix up s390_atomic_assign_expand_fenv adds 2805fcb3266 c++: Handle std::construct_at on automatic vars during cons [...] adds 56da736cc6c c++: Fix up default initialization with consteval default c [...] adds 8d268d75ad7 [testsuite] Enable pr94600-{1,3}.c tests for nvptx adds f9c86e3105d arm: Fix ordering in arm-cpus.in adds 026ca1121c2 libstdc++: Fix test_and_acquire for EABI adds 9bab2a0dc84 c++: Refactor lookup_and_check_tag adds 6eda9fa5f61 Initial implementation of value query class. adds ba663ac1b1a Fix handling of fnspec for internal functions. adds bc2fcccd9d5 Fix ICE in ipa_edge_args_sum_t::duplicate adds a12041339e8 Add -fno-ipa-modref to gcc.dg/ipa/remref-2a.c adds 899c10c9d6c Fix ICE in compute_parm_map adds 73c977cb0a1 Add gcc.c-torture/compile/pr97243.c testcase. adds 80a9c584e33 c++: pushdecl_top_level must set context adds 04b99da898a tree-optimization/97236 - fix bad use of VMAT_CONTIGUOUS adds a889e06ac68 Convert vr-values to value query class. adds f5299992827 Convert sprintf/strlen passes to value query class. adds 63a32847b0e config/i386/t-rtems: Change from mtune to march for multilibs adds 968ec08efef arm: Fix testcase selection for Low Overhead Loop tests [PR96375] adds 92f2c04d382 aarch64: Restrict asm-matching tests to lp64 adds c2978b34058 arm: Add missing vec_cmp and vcond patterns adds b3ec0de0825 [nvptx] Emit mov.u32 instead of cvt.u32.u32 for truncsiqi2 adds 2eb3c3daf6f Fix build of ppc64 target. adds dfaa24c974b c++: Kill DECL_HIDDEN_P adds 4830b30c823 [RS6000] function for linux64 SUBSUBTARGET_OVERRIDE_OPTIONS adds d26cc5885a4 [RS6000] rs6000_linux64_override_options fix adds 4c69e61f430 [RS6000] ICE in decompose, at rtl.h:2282 adds 3e52eaab8c5 compiler: set varargs correctly for type of method expression adds 6c2675fa2bb Daily bump. adds 6a0423c52ef Implement irange::fits_p. adds b6158faacbf c++: Move CALL_FROM_NEW_OR_DELETE_P to tree.h adds 0b945f959f0 make use of CALL_FROM_NEW_OR_DELETE_P adds 4f4ced28826 c++: Set CALL_FROM_NEW_OR_DELETE_P on more calls. adds 2fe5a545e09 libgomp: Regenerate configure files with automake 1.15.1 adds f8dcbea5d2f GCOV: do not mangle .gcno files. adds 01c288035aa aarch64: ilp32 testsuite fixes adds bb78e5876aa arm: Make more use of the new mode macros adds 0eb5e901f6e aarch64: Remove aarch64_sve_pred_dominates_p adds 8d1cede1bb5 Add poly_int64 streaming support adds b8e773e9921 Break out ao_ref_init_from_ptr_and_range from ao_ref_init_f [...] adds 05d39f0de9e Commonize handling of attr-fnspec adds 1d3e12c469e c++: Simplify __FUNCTION__ creation adds 762cca0023c Perforate fnspec strings adds c8c77ed747a AArch64: Add neoversev1_tunings struct adds 251950d899b arm: Remove coercion from scalar argument to vmin & vmax in [...] adds 080a23bce12 libstdc++: Add missing P0896 changes to <iterator> adds 9d5af1db2d1 ipa: Bundle vectors describing argument values adds 7d2cb2755a1 ipa: Introduce ipa_cached_call_context adds 1e7fdc02cba ipa: Bundle estimates of ipa_call_context::estimate_size_and_time adds 67ce9099bc9 ipa: Multiple predicates for loop properties, with frequencies adds 91153e0af9a ipa-cp: Add dumping of overall_size after cloning adds 31584824665 ipa-cp: Separate and increase the large-unit parameter adds 9340d1c97b8 c++: cleanup ctor_omit_inherited_parms [PR97268] adds 7ee1c0413e2 c++: Hash table iteration for namespace-member spelling sug [...] new 679dbc9dcec c++: Kill DECL_ANTICIPATED The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 636 ++++++++++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 1 + gcc/ada/ChangeLog | 11 + gcc/analyzer/ChangeLog | 39 + gcc/analyzer/analyzer.cc | 5 +- gcc/analyzer/constraint-manager.cc | 6 +- gcc/analyzer/diagnostic-manager.cc | 1 - gcc/analyzer/engine.cc | 25 +- gcc/analyzer/program-state.cc | 2 +- gcc/analyzer/region-model.h | 20 +- gcc/attr-fnspec.h | 152 ++++ gcc/attribs.c | 41 +- gcc/builtin-attrs.def | 2 +- gcc/builtins.c | 34 +- gcc/builtins.def | 20 +- gcc/builtins.h | 10 +- gcc/c-family/ChangeLog | 11 + gcc/c-family/c-attribs.c | 18 +- gcc/c-family/c.opt | 4 + gcc/calls.c | 140 ++-- gcc/common/config/i386/i386-common.c | 10 +- gcc/config/aarch64/aarch64-cores.def | 13 +- gcc/config/aarch64/aarch64-protos.h | 1 - gcc/config/aarch64/aarch64-simd-builtins.def | 2 +- gcc/config/aarch64/aarch64-sve.md | 923 ++++++++++++++++++--- gcc/config/aarch64/aarch64-sve2.md | 73 +- gcc/config/aarch64/aarch64-tune.md | 2 +- gcc/config/aarch64/aarch64.c | 53 +- gcc/config/aarch64/aarch64.md | 17 +- gcc/config/aarch64/arm_neon.h | 36 +- gcc/config/arm/arm-cpus.in | 56 +- gcc/config/arm/arm-protos.h | 2 + gcc/config/arm/arm-tables.opt | 13 +- gcc/config/arm/arm-tune.md | 5 +- gcc/config/arm/arm.c | 121 +++ gcc/config/arm/arm.h | 41 + gcc/config/arm/arm.md | 4 +- gcc/config/arm/arm_mve.h | 239 +++--- gcc/config/arm/iterators.md | 8 - gcc/config/arm/neon.md | 392 ++------- gcc/config/arm/vec-common.md | 42 +- gcc/config/arm/vfp.md | 4 +- gcc/config/darwin-protos.h | 2 +- gcc/config/darwin.c | 3 +- gcc/config/i386/amxbf16intrin.h | 23 + gcc/config/i386/amxint8intrin.h | 23 + gcc/config/i386/amxtileintrin.h | 23 + gcc/config/i386/avx512vp2intersectintrin.h | 23 + gcc/config/i386/avx512vp2intersectvlintrin.h | 23 + gcc/config/i386/enqcmdintrin.h | 8 +- gcc/config/i386/i386-c.c | 4 + gcc/config/i386/i386-options.c | 29 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/i386.h | 11 +- gcc/config/i386/i386.md | 20 +- gcc/config/i386/pconfigintrin.h | 23 + gcc/config/i386/t-rtems | 8 +- gcc/config/i386/tsxldtrkintrin.h | 23 + gcc/config/i386/wbnoinvdintrin.h | 23 + gcc/config/linux-protos.h | 2 +- gcc/config/linux.c | 3 +- gcc/config/nvptx/nvptx.c | 20 + gcc/config/nvptx/nvptx.md | 10 +- gcc/config/riscv/riscv-c.c | 9 +- gcc/config/rs6000/freebsd64.h | 60 +- gcc/config/rs6000/linux64.h | 85 +- gcc/config/rs6000/ppc-asm.h | 9 + gcc/config/rs6000/rs6000-call.c | 1 + gcc/config/rs6000/rs6000.c | 93 ++- gcc/config/rs6000/rs6000.md | 103 +-- gcc/config/s390/s390.c | 17 +- gcc/configure | 13 +- gcc/configure.ac | 9 +- gcc/convert.c | 8 +- gcc/coverage.c | 8 +- gcc/cp/ChangeLog | 104 +++ gcc/cp/call.c | 63 +- gcc/cp/class.c | 259 +++--- gcc/cp/constexpr.c | 3 +- gcc/cp/cp-gimplify.c | 2 +- gcc/cp/cp-tree.h | 45 +- gcc/cp/decl.c | 253 +++--- gcc/cp/init.c | 14 - gcc/cp/lambda.c | 7 + gcc/cp/method.c | 36 +- gcc/cp/name-lookup.c | 681 ++++++++------- gcc/cp/name-lookup.h | 7 + gcc/cp/parser.c | 68 +- gcc/cp/pt.c | 93 ++- gcc/cp/semantics.c | 1 + gcc/cp/tree.c | 32 +- gcc/cp/typeck.c | 2 +- gcc/data-streamer-in.c | 11 + gcc/data-streamer-out.c | 9 + gcc/data-streamer.h | 2 + gcc/doc/invoke.texi | 50 +- gcc/doc/tm.texi | 7 +- gcc/fortran/ChangeLog | 57 ++ gcc/fortran/expr.c | 26 +- gcc/fortran/f95-lang.c | 4 +- gcc/fortran/trans-array.c | 15 +- gcc/fortran/trans-decl.c | 184 ++-- gcc/fortran/trans-expr.c | 3 +- gcc/fortran/trans-io.c | 74 +- gcc/fortran/trans-stmt.c | 1 + gcc/fortran/trans-types.c | 38 +- gcc/fortran/trans.c | 23 +- gcc/gimple-loop-versioning.cc | 8 +- gcc/gimple-ssa-evrp-analyze.c | 31 +- gcc/gimple-ssa-evrp-analyze.h | 21 +- gcc/gimple-ssa-evrp.c | 20 +- gcc/gimple-ssa-sprintf.c | 126 +-- gcc/gimple.c | 69 +- gcc/gimple.h | 26 +- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/types.cc | 8 +- gcc/internal-fn.c | 2 +- gcc/internal-fn.def | 13 +- gcc/ipa-cp.c | 307 ++++--- gcc/ipa-fnsummary.c | 825 +++++++++--------- gcc/ipa-fnsummary.h | 113 ++- gcc/ipa-icf-gimple.c | 1 + gcc/ipa-inline-analysis.c | 92 +- gcc/ipa-modref.c | 4 +- gcc/ipa-prop.c | 16 +- gcc/ipa-prop.h | 112 ++- gcc/match.pd | 6 +- gcc/omp-offload.c | 7 + gcc/params.opt | 12 +- gcc/target.def | 7 +- gcc/targhooks.c | 9 +- gcc/targhooks.h | 6 +- gcc/testsuite/ChangeLog | 402 +++++++++ gcc/testsuite/c-c++-common/spellcheck-reserved.c | 2 +- gcc/testsuite/g++.dg/cpp1z/class-deduction73.C | 41 + gcc/testsuite/g++.dg/cpp2a/consteval18.C | 26 + gcc/testsuite/g++.dg/cpp2a/constexpr-new14.C | 73 ++ gcc/testsuite/g++.dg/debug/dwarf2/align-1.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-2.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-3.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-4.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-5.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-6.C | 2 +- .../debug/dwarf2/defaulted-member-function-1.C | 2 +- .../debug/dwarf2/defaulted-member-function-2.C | 2 +- .../debug/dwarf2/defaulted-member-function-3.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-1.C | 10 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-2.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-3.C | 12 +- .../g++.dg/debug/dwarf2/noreturn-function.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/ptrdmem-1.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-2.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-3.C | 10 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-4.C | 6 +- gcc/testsuite/g++.dg/debug/dwarf2/refqual-1.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/refqual-2.C | 4 +- gcc/testsuite/g++.dg/inherit/pr97268.C | 60 ++ gcc/testsuite/g++.dg/pr94314.C | 2 +- gcc/testsuite/g++.dg/spellcheck-inttypes.C | 3 + gcc/testsuite/g++.dg/spellcheck-typenames.C | 4 +- gcc/testsuite/g++.dg/tree-ssa/pr96979.C | 4 +- gcc/testsuite/g++.dg/tree-ssa/pta-delete-1.C | 24 + gcc/testsuite/g++.dg/vect/pr97255.cc | 44 + gcc/testsuite/g++.dg/warn/Wrange-loop-construct.C | 207 +++++ gcc/testsuite/gcc.c-torture/compile/pr97243.c | 10 + gcc/testsuite/gcc.dg/Warray-parameter-7.c | 25 + gcc/testsuite/gcc.dg/Warray-parameter-8.c | 36 + gcc/testsuite/gcc.dg/Wnonnull-4.c | 173 ++++ gcc/testsuite/gcc.dg/Wstringop-overflow-23.c | 12 +- gcc/testsuite/gcc.dg/Wvla-parameter-5.c | 22 + gcc/testsuite/gcc.dg/Wvla-parameter-6.c | 34 + gcc/testsuite/gcc.dg/Wvla-parameter-7.c | 36 + gcc/testsuite/gcc.dg/analyzer/pr97233.c | 8 + .../gcc.dg/analyzer/signal-registration-loc.c | 23 + gcc/testsuite/gcc.dg/attr-access-2.c | 10 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-1.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-2.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-3.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-4.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-5.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-6.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-as-1.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf2-macro.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf2-macro2.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/inline5.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/lang-c89.c | 2 +- .../debug/dwarf2/noreturn-function-attribute.c | 2 +- .../debug/dwarf2/noreturn-function-keyword.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr71855.c | 2 +- gcc/testsuite/gcc.dg/ipa/ipcp-loophint-1.c | 29 + gcc/testsuite/gcc.dg/ipa/remref-2a.c | 2 +- gcc/testsuite/gcc.dg/ipa/symver1.c | 2 +- gcc/testsuite/gcc.dg/pr94600-1.c | 11 +- gcc/testsuite/gcc.dg/pr94600-3.c | 11 +- gcc/testsuite/gcc.dg/pr97238.c | 12 + gcc/testsuite/gcc.dg/spellcheck-inttypes.c | 2 +- gcc/testsuite/gcc.dg/vect/bb-slp-49.c | 28 + gcc/testsuite/gcc.dg/vect/pr37027.c | 2 +- gcc/testsuite/gcc.dg/vect/pr67790.c | 1 + gcc/testsuite/gcc.dg/vect/pr92324-4.c | 2 + gcc/testsuite/gcc.dg/vect/pr92558.c | 2 + gcc/testsuite/gcc.dg/vect/pr95495.c | 2 + gcc/testsuite/gcc.dg/vect/pr97236.c | 43 + gcc/testsuite/gcc.dg/vect/pr97241.c | 19 + gcc/testsuite/gcc.dg/vect/slp-reduc-1.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-reduc-2.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-3.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-4.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-5.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-reduc-7.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-in-order-4.c | 1 + gcc/testsuite/gcc.target/aarch64/extend-syntax.c | 13 +- gcc/testsuite/gcc.target/aarch64/movtf_1.c | 87 ++ gcc/testsuite/gcc.target/aarch64/movti_1.c | 87 ++ gcc/testsuite/gcc.target/aarch64/pr96313.c | 8 + gcc/testsuite/gcc.target/aarch64/pr97150.c | 14 + .../gcc.target/aarch64/scalar_intrinsics.c | 6 +- gcc/testsuite/gcc.target/aarch64/subsp.c | 2 +- .../gcc.target/arm/armv8_2-fp16-arith-2.c | 28 +- gcc/testsuite/gcc.target/arm/lob1.c | 2 +- gcc/testsuite/gcc.target/arm/lob2.c | 2 +- gcc/testsuite/gcc.target/arm/lob3.c | 2 +- gcc/testsuite/gcc.target/arm/lob4.c | 2 +- gcc/testsuite/gcc.target/arm/lob5.c | 2 +- gcc/testsuite/gcc.target/arm/lob6.c | 2 +- .../gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c | 47 ++ .../gcc.target/arm/mve/intrinsics/mve_vaddq_n.c | 31 + .../arm/mve/intrinsics/vaddq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vaddq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vaddq_x_n_f16-1.c | 12 + .../arm/mve/intrinsics/vaddq_x_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 11 +- .../{vmaxnmavq_f16.c => vmaxnmavq_f16-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 11 +- .../{vmaxnmavq_f32.c => vmaxnmavq_f32-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 11 +- .../{vmaxnmavq_p_f16.c => vmaxnmavq_p_f16-1.c} | 11 +- .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 11 +- .../{vmaxnmavq_p_f32.c => vmaxnmavq_p_f32-1.c} | 11 +- .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 11 +- .../{vmaxnmvq_p_f16.c => vmaxnmvq_p_f16-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 11 +- .../{vmaxnmvq_p_f32.c => vmaxnmvq_p_f32-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 11 +- .../{vminnmavq_f16.c => vminnmavq_f16-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 11 +- .../{vminnmavq_f32.c => vminnmavq_f32-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 11 +- .../{vminnmavq_p_f16.c => vminnmavq_p_f16-1.c} | 11 +- .../arm/mve/intrinsics/vminnmavq_p_f16.c | 11 +- .../{vminnmavq_p_f32.c => vminnmavq_p_f32-1.c} | 11 +- .../arm/mve/intrinsics/vminnmavq_p_f32.c | 11 +- .../{vminnmvq_f16.c => vminnmvq_f16-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 11 +- .../{vminnmvq_f32.c => vminnmvq_f32-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 11 +- .../{vminnmvq_p_f16.c => vminnmvq_p_f16-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 11 +- .../{vminnmvq_p_f32.c => vminnmvq_p_f32-1.c} | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 11 +- .../arm/mve/intrinsics/vmulq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vmulq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vmulq_x_n_f16-1.c | 12 + .../arm/mve/intrinsics/vmulq_x_n_f32-1.c | 12 + .../arm/mve/intrinsics/vsetq_lane_f16-1.c | 13 + .../arm/mve/intrinsics/vsetq_lane_f32-1.c | 13 + .../arm/mve/intrinsics/vsubq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vsubq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vsubq_x_n_f16-1.c | 13 + .../arm/mve/intrinsics/vsubq_x_n_f32-1.c | 13 + gcc/testsuite/gcc.target/arm/neon-compare-1.c | 84 ++ gcc/testsuite/gcc.target/arm/neon-compare-2.c | 45 + gcc/testsuite/gcc.target/arm/neon-compare-3.c | 44 + gcc/testsuite/gcc.target/arm/neon-compare-4.c | 38 + gcc/testsuite/gcc.target/arm/neon-compare-5.c | 37 + gcc/testsuite/gcc.target/arm/neon-vcond-gt.c | 2 +- gcc/testsuite/gcc.target/arm/neon-vcond-ltgt.c | 3 +- .../gcc.target/arm/neon-vcond-unordered.c | 4 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-1.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-2.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-3.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-4.c | 2 +- gcc/testsuite/gcc.target/i386/amxbf16-dpbf16ps-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbssd-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbsud-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbusd-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbuud-2.c | 2 + gcc/testsuite/gcc.target/i386/amxtile-2.c | 1 + gcc/testsuite/gcc.target/i386/movdir64b.c | 23 + gcc/testsuite/gcc.target/i386/movdiri32.c | 20 + gcc/testsuite/gcc.target/i386/movdiri64.c | 20 + gcc/testsuite/gcc.target/i386/pr96827.c | 41 + gcc/testsuite/gcc.target/i386/x86-64-v2.c | 116 +++ gcc/testsuite/gcc.target/i386/x86-64-v3-haswell.c | 18 + gcc/testsuite/gcc.target/i386/x86-64-v3-skylake.c | 21 + gcc/testsuite/gcc.target/i386/x86-64-v3.c | 116 +++ gcc/testsuite/gcc.target/i386/x86-64-v4.c | 116 +++ gcc/testsuite/gcc.target/riscv/predef-3.c | 6 +- gcc/testsuite/gcc.target/riscv/predef-6.c | 6 +- gcc/testsuite/gfortran.dg/contiguous_11.f90 | 45 + gcc/testsuite/gfortran.dg/contiguous_4.f90 | 6 +- gcc/testsuite/gfortran.dg/contiguous_7.f90 | 16 +- gcc/testsuite/gfortran.dg/select_type_50.f90 | 52 ++ gcc/testsuite/lib/target-supports.exp | 23 +- gcc/tree-core.h | 3 +- gcc/tree-into-ssa.c | 19 +- gcc/tree-ssa-alias.c | 100 ++- gcc/tree-ssa-ccp.c | 4 +- gcc/tree-ssa-copy.c | 4 +- gcc/tree-ssa-dce.c | 35 +- gcc/tree-ssa-dom.c | 4 +- gcc/tree-ssa-math-opts.c | 8 +- gcc/tree-ssa-propagate.c | 13 +- gcc/tree-ssa-propagate.h | 5 +- gcc/tree-ssa-reassoc.c | 2 +- gcc/tree-ssa-strlen.c | 191 +++-- gcc/tree-ssa-strlen.h | 9 +- gcc/tree-ssa-structalias.c | 8 +- gcc/tree-ssa-threadedge.c | 6 +- gcc/tree-switch-conversion.c | 54 +- gcc/tree-switch-conversion.h | 7 +- gcc/tree-vect-loop.c | 17 +- gcc/tree-vect-patterns.c | 8 +- gcc/tree-vect-slp.c | 41 +- gcc/tree-vect-stmts.c | 20 +- gcc/tree-vectorizer.h | 2 +- gcc/tree-vrp.c | 19 +- gcc/tree.h | 12 +- gcc/value-query.cc | 162 ++++ gcc/value-query.h | 107 +++ gcc/value-range.h | 66 ++ gcc/vr-values.c | 105 ++- gcc/vr-values.h | 43 +- libbacktrace/ChangeLog | 14 + libcc1/libcp1plugin.cc | 1 - libgcc/ChangeLog | 19 + libgcc/config/riscv/t-elf | 2 + libgcc/config/rs6000/morestack.S | 30 +- libgcc/config/rs6000/t-linux | 7 +- libgcc/config/rs6000/tramp.S | 6 + libgfortran/ChangeLog | 19 + libgo/configure | 17 +- libgo/configure.ac | 10 +- libgo/go/cmd/cgo/main.go | 2 + .../go/testdata/script/link_syso_issue33139.txt | 3 +- libgo/go/cmd/internal/sys/arch.go | 11 + libgo/go/debug/elf/file.go | 43 + libgo/go/go/types/sizes.go | 4 +- libgo/go/golang.org/x/sys/cpu/cpu_riscv.go | 7 + .../x/tools/go/analysis/passes/asmdecl/asmdecl.go | 2 + libgo/go/internal/bytealg/indexbyte_generic.go | 2 +- libgo/go/internal/bytealg/indexbyte_native.go | 2 +- .../internal/syscall/unix/sysnum_linux_generic.go | 2 +- libgo/go/net/fd_posix.go | 2 +- libgo/go/reflect/all_test.go | 8 +- libgo/go/runtime/gcinfo_test.go | 2 +- libgo/go/runtime/hash32.go | 2 +- libgo/go/runtime/lfstack_32bit.go | 2 +- libgo/go/runtime/mkpreempt.go | 6 + libgo/go/runtime/mpagealloc_32bit.go | 2 +- libgo/go/syscall/endian_little.go | 2 +- libgo/match.sh | 4 +- libgo/misc/cgo/testcshared/testdata/libgo2/dup2.go | 2 +- libgo/misc/cgo/testcshared/testdata/libgo2/dup3.go | 2 +- libgo/testsuite/gotest | 4 +- libgomp/ChangeLog | 28 + libgomp/Makefile.in | 231 ++---- libgomp/aclocal.m4 | 189 +++-- libgomp/config/gcn/bar.c | 15 +- libgomp/config/nvptx/bar.c | 18 +- libgomp/configure | 191 +++-- libgomp/parallel.c | 9 +- libgomp/testsuite/Makefile.in | 8 +- .../nested-parallel-unbalanced.c | 31 + .../testsuite/libgomp.fortran/declare-target-3.f90 | 45 + libitm/ChangeLog | 4 + libitm/config/powerpc/sjlj.S | 18 +- libstdc++-v3/ChangeLog | 51 ++ libstdc++-v3/config/cpu/arm/cxxabi_tweaks.h | 7 +- libstdc++-v3/include/bits/c++config | 6 +- libstdc++-v3/include/bits/stl_iterator.h | 33 + libstdc++-v3/include/std/type_traits | 10 +- .../24_iterators/reverse_iterator/cust.cc | 52 ++ 459 files changed, 10571 insertions(+), 3834 deletions(-) create mode 100644 gcc/attr-fnspec.h create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction73.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/consteval18.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-new14.C create mode 100644 gcc/testsuite/g++.dg/inherit/pr97268.C create mode 100644 gcc/testsuite/g++.dg/tree-ssa/pta-delete-1.C create mode 100644 gcc/testsuite/g++.dg/vect/pr97255.cc create mode 100644 gcc/testsuite/g++.dg/warn/Wrange-loop-construct.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr97243.c create mode 100644 gcc/testsuite/gcc.dg/Warray-parameter-7.c create mode 100644 gcc/testsuite/gcc.dg/Warray-parameter-8.c create mode 100644 gcc/testsuite/gcc.dg/Wnonnull-4.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-5.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-6.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-7.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr97233.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/signal-registration-loc.c create mode 100644 gcc/testsuite/gcc.dg/ipa/ipcp-loophint-1.c create mode 100644 gcc/testsuite/gcc.dg/pr97238.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-49.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr97236.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr97241.c create mode 100644 gcc/testsuite/gcc.target/aarch64/movtf_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/movti_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr96313.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr97150.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmavq_f16.c => vmaxnmavq_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmavq_f32.c => vmaxnmavq_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmavq_p_f16.c => vmaxnmavq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmavq_p_f32.c => vmaxnmavq_p [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmvq_p_f16.c => vmaxnmvq_p_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmaxnmvq_p_f32.c => vmaxnmvq_p_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmavq_f16.c => vminnmavq_f16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmavq_f32.c => vminnmavq_f32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmavq_p_f16.c => vminnmavq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmavq_p_f32.c => vminnmavq_p [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmvq_f16.c => vminnmvq_f16-1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmvq_f32.c => vminnmvq_f32-1 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmvq_p_f16.c => vminnmvq_p_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vminnmvq_p_f32.c => vminnmvq_p_f [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-1.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-2.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-3.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-4.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-5.c create mode 100644 gcc/testsuite/gcc.target/i386/movdir64b.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri32.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri64.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96827.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v2.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3-haswell.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3-skylake.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v4.c create mode 100644 gcc/testsuite/gfortran.dg/contiguous_11.f90 create mode 100644 gcc/testsuite/gfortran.dg/select_type_50.f90 create mode 100644 gcc/value-query.cc create mode 100644 gcc/value-query.h create mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_riscv.go create mode 100644 libgomp/testsuite/libgomp.c-c++-common/nested-parallel-unbalanced.c create mode 100644 libgomp/testsuite/libgomp.fortran/declare-target-3.f90 create mode 100644 libstdc++-v3/testsuite/24_iterators/reverse_iterator/cust.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_O3 updated (0d3a2b83d -> b9dcbff79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_O3 in repository toolchain/ci/base-artifacts. discards 0d3a2b83d 0: update: gcc-69c56ce673d1e1d4508e82053a32011f807c6088: 1 new b9dcbff79 0: update: gcc-679dbc9dcec0d1240951442947199ba155f494b6: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (0d3a2b83d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-master-arm-boots [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 69 +- 02-prepare_abe/console.log | 358 +- 04-build_abe-bootstrap_O3/console.log | 91887 ++++++++++++++++--------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 6 +- console.log | 92322 ++++++++++++++++---------------- jenkins/manifest.sh | 8 +- 7 files changed, 92258 insertions(+), 92394 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[linux] branch master updated (d4fce2e20ffe -> d3d45f8220d6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository linux. from d4fce2e20ffe Merge branch 'work.epoll' of git://git.kernel.org/pub/scm/ [...] new 632bfb632379 blk-mq: call commit_rqs while list empty but error happen new f016a5405234 Merge tag 'block-5.9-2020-10-02' of git://git.kernel.dk/li [...] new 8706e04ed7d6 io_uring: always delete double poll wait entry on match new fad8e0de4426 io_uring: fix potential ABBA deadlock in ->show_fdinfo() new c8d317aa1887 io_uring: fix async buffered reads when readahead is disabled new 702bfc891db1 Merge tag 'io_uring-5.9-2020-10-02' of git://git.kernel.dk [...] new 149415586243 scsi: target: Fix lun lookup for TARGET_SCF_LOOKUP_LUN_FRO [...] new bcf3a2953d36 scsi: iscsi: iscsi_tcp: Avoid holding spinlock while calli [...] new cb6f55af1fb2 Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] new e338eecf3fe7 PCI: rockchip: Fix bus checks in rockchip_pcie_valid_device() new 76a6b0b90d53 MAINTAINERS: Add Pali Rohár as aardvark PCI maintainer new 4d9c3a688a01 Merge tag 'pci-v5.9-fixes-2' of git://git.kernel.org/pub/s [...] new 63c3212e7a37 pinctrl: mvebu: Fix i2c sda definition for 98DX3236 new 921daeeca91b pinctrl: cherryview: Preserve CHV_PADCTRL1_INVRXTX_TXDATA [...] new 5d8ff95a52c3 pinctrl: qcom: sm8250: correct sdc2_clk new 39c4dbe4cc36 pinctrl: mediatek: check mtk_is_virt_gpio input parameter new d3d45f8220d6 Merge tag 'pinctrl-v5.9-2' of git://git.kernel.org/pub/scm [...] The 17 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: MAINTAINERS | 1 + block/blk-mq.c | 18 +++++++++--------- drivers/pci/controller/pcie-rockchip-host.c | 11 ++++------- drivers/pinctrl/intel/pinctrl-cherryview.c | 14 +++++++++++++- drivers/pinctrl/mediatek/pinctrl-mtk-common-v2.c | 4 ++++ drivers/pinctrl/mvebu/pinctrl-armada-xp.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8250.c | 2 +- drivers/scsi/iscsi_tcp.c | 22 +++++++++++++++------- drivers/target/target_core_transport.c | 3 ++- fs/io_uring.c | 23 ++++++++++++++++++----- mm/filemap.c | 6 +++++- 11 files changed, 73 insertions(+), 33 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[newlib] branch master updated (63a901705 -> ea275093c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository newlib. from 63a901705 libgloss: aarch64: Add support for Armv8-R AArch64 new 615cf4bdc libc/include/inttypes.h: Remove parameter name new ea275093c libc/include/wchar.h: Remove parameter name The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: newlib/libc/include/inttypes.h | 2 +- newlib/libc/include/wchar.h | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[gcc] branch devel/c++-coroutines updated (ef692d59315 -> 734a3c2d695)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch devel/c++-coroutines in repository gcc. from ef692d59315 Merge master r11-3603. adds 4830b30c823 [RS6000] function for linux64 SUBSUBTARGET_OVERRIDE_OPTIONS adds d26cc5885a4 [RS6000] rs6000_linux64_override_options fix adds 4c69e61f430 [RS6000] ICE in decompose, at rtl.h:2282 adds 3e52eaab8c5 compiler: set varargs correctly for type of method expression adds 6c2675fa2bb Daily bump. adds 6a0423c52ef Implement irange::fits_p. adds b6158faacbf c++: Move CALL_FROM_NEW_OR_DELETE_P to tree.h adds 0b945f959f0 make use of CALL_FROM_NEW_OR_DELETE_P adds 4f4ced28826 c++: Set CALL_FROM_NEW_OR_DELETE_P on more calls. adds 2fe5a545e09 libgomp: Regenerate configure files with automake 1.15.1 adds f8dcbea5d2f GCOV: do not mangle .gcno files. adds 01c288035aa aarch64: ilp32 testsuite fixes adds bb78e5876aa arm: Make more use of the new mode macros adds 0eb5e901f6e aarch64: Remove aarch64_sve_pred_dominates_p adds 8d1cede1bb5 Add poly_int64 streaming support adds b8e773e9921 Break out ao_ref_init_from_ptr_and_range from ao_ref_init_f [...] adds 05d39f0de9e Commonize handling of attr-fnspec adds 1d3e12c469e c++: Simplify __FUNCTION__ creation adds 762cca0023c Perforate fnspec strings adds c8c77ed747a AArch64: Add neoversev1_tunings struct adds 251950d899b arm: Remove coercion from scalar argument to vmin & vmax in [...] adds 080a23bce12 libstdc++: Add missing P0896 changes to <iterator> adds 9d5af1db2d1 ipa: Bundle vectors describing argument values adds 7d2cb2755a1 ipa: Introduce ipa_cached_call_context adds 1e7fdc02cba ipa: Bundle estimates of ipa_call_context::estimate_size_and_time adds 67ce9099bc9 ipa: Multiple predicates for loop properties, with frequencies adds 91153e0af9a ipa-cp: Add dumping of overall_size after cloning adds 31584824665 ipa-cp: Separate and increase the large-unit parameter adds 9340d1c97b8 c++: cleanup ctor_omit_inherited_parms [PR97268] adds 7ee1c0413e2 c++: Hash table iteration for namespace-member spelling sug [...] new 734a3c2d695 Merge master r11-3633. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 253 ++++++ gcc/DATESTAMP | 2 +- gcc/attr-fnspec.h | 152 ++++ gcc/builtin-attrs.def | 2 +- gcc/calls.c | 25 +- gcc/config/aarch64/aarch64-cores.def | 4 +- gcc/config/aarch64/aarch64-protos.h | 1 - gcc/config/aarch64/aarch64-sve.md | 923 ++++++++++++++++++--- gcc/config/aarch64/aarch64-sve2.md | 73 +- gcc/config/aarch64/aarch64.c | 44 +- gcc/config/arm/arm_mve.h | 72 +- gcc/config/arm/neon.md | 64 +- gcc/config/rs6000/freebsd64.h | 60 +- gcc/config/rs6000/linux64.h | 94 +-- gcc/config/rs6000/rs6000.c | 92 +- gcc/coverage.c | 8 +- gcc/cp/ChangeLog | 39 + gcc/cp/call.c | 29 +- gcc/cp/class.c | 259 +++--- gcc/cp/cp-gimplify.c | 2 +- gcc/cp/cp-tree.h | 9 +- gcc/cp/decl.c | 85 +- gcc/cp/init.c | 14 - gcc/cp/lambda.c | 7 + gcc/cp/method.c | 36 +- gcc/cp/name-lookup.c | 126 ++- gcc/cp/pt.c | 2 +- gcc/cp/typeck.c | 2 +- gcc/data-streamer-in.c | 11 + gcc/data-streamer-out.c | 9 + gcc/data-streamer.h | 2 + gcc/doc/invoke.texi | 4 + gcc/fortran/trans-decl.c | 176 ++-- gcc/fortran/trans-io.c | 72 +- gcc/fortran/trans-types.c | 38 +- gcc/gimple.c | 69 +- gcc/gimple.h | 26 +- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/types.cc | 8 +- gcc/internal-fn.def | 13 +- gcc/ipa-cp.c | 307 ++++--- gcc/ipa-fnsummary.c | 823 +++++++++--------- gcc/ipa-fnsummary.h | 113 ++- gcc/ipa-icf-gimple.c | 1 + gcc/ipa-inline-analysis.c | 92 +- gcc/ipa-prop.c | 10 + gcc/ipa-prop.h | 112 ++- gcc/params.opt | 8 + gcc/testsuite/ChangeLog | 80 ++ gcc/testsuite/c-c++-common/spellcheck-reserved.c | 2 +- gcc/testsuite/g++.dg/inherit/pr97268.C | 60 ++ gcc/testsuite/g++.dg/pr94314.C | 2 +- gcc/testsuite/g++.dg/spellcheck-typenames.C | 4 +- gcc/testsuite/g++.dg/tree-ssa/pta-delete-1.C | 24 + gcc/testsuite/gcc.dg/ipa/ipcp-loophint-1.c | 29 + gcc/testsuite/gcc.target/aarch64/extend-syntax.c | 13 +- gcc/testsuite/gcc.target/aarch64/subsp.c | 2 +- .../gcc.target/arm/armv8_2-fp16-arith-2.c | 8 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 11 +- .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 11 +- .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 11 +- .../arm/mve/intrinsics/vminnmavq_p_f16.c | 11 +- .../arm/mve/intrinsics/vminnmavq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 11 +- .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 10 +- .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 11 +- gcc/tree-core.h | 3 +- gcc/tree-into-ssa.c | 19 +- gcc/tree-ssa-alias.c | 100 ++- gcc/tree-ssa-dce.c | 35 +- gcc/tree-ssa-structalias.c | 8 +- gcc/tree.h | 12 +- gcc/value-range.h | 1 + libgcc/ChangeLog | 9 + libgo/go/reflect/all_test.go | 8 +- libgomp/Makefile.in | 231 ++---- libgomp/aclocal.m4 | 189 +++-- libgomp/configure | 191 +++-- libgomp/testsuite/Makefile.in | 8 +- libitm/ChangeLog | 4 + libstdc++-v3/ChangeLog | 5 + libstdc++-v3/include/bits/stl_iterator.h | 33 + .../{move_iterator => reverse_iterator}/cust.cc | 24 +- 127 files changed, 4038 insertions(+), 2009 deletions(-) create mode 100644 gcc/attr-fnspec.h create mode 100644 gcc/testsuite/g++.dg/inherit/pr97268.C create mode 100644 gcc/testsuite/g++.dg/tree-ssa/pta-delete-1.C create mode 100644 gcc/testsuite/gcc.dg/ipa/ipcp-loophint-1.c copy libstdc++-v3/testsuite/24_iterators/{move_iterator => reverse_iterator}/cust. [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[binutils-gdb] branch master updated (42c36b7366d -> d5519913107)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 42c36b7366d arm: add support for Cortex-A78 and Cortex-A78AE new d5519913107 Unconditionally use REG_EXTENDED The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/ChangeLog | 5 +++++ gdb/skip.c | 10 ++-------- 2 files changed, 7 insertions(+), 8 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[binutils-gdb] branch master updated (18b67edc2c6 -> 42c36b7366d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 18b67edc2c6 gdb: fix some inferior_created observer signatures new 42c36b7366d arm: add support for Cortex-A78 and Cortex-A78AE The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/cpu-arm.c | 2 ++ gas/NEWS | 2 ++ gas/config/tc-arm.c | 6 ++++++ gas/doc/c-arm.texi | 2 ++ gas/testsuite/gas/arm/cpu-cortex-a78.d | 6 ++++++ gas/testsuite/gas/arm/cpu-cortex-a78ae.d | 6 ++++++ 6 files changed, 24 insertions(+) create mode 100644 gas/testsuite/gas/arm/cpu-cortex-a78.d create mode 100644 gas/testsuite/gas/arm/cpu-cortex-a78ae.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[glibc] branch master updated (238032ead6 -> be9b0b9a01)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository glibc. from 238032ead6 aarch64: enforce >=64K guard size [BZ #26691] new 574500a108 sysvipc: Fix SEM_STAT_ANY kernel argument pass [BZ #26637] new a16d2abd49 sysvipc: Return EINVAL for invalid semctl commands new 20a00dbefc sysvipc: Fix IPC_INFO and MSG_INFO handling [BZ #26639] new be9b0b9a01 sysvipc: Return EINVAL for invalid msgctl commands The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: sysdeps/unix/sysv/linux/Makefile | 2 +- sysdeps/unix/sysv/linux/msgctl.c | 53 ++++++-- sysdeps/unix/sysv/linux/semctl.c | 16 +++ sysdeps/unix/sysv/linux/tst-sysvmsg-linux.c | 177 ++++++++++++++++++++++++++ sysdeps/unix/sysv/linux/tst-sysvsem-linux.c | 184 ++++++++++++++++++++++++++++ sysvipc/test-sysvipc.h | 110 +++++++++++++++++ sysvipc/test-sysvmsg.c | 5 + sysvipc/test-sysvsem.c | 6 + 8 files changed, 543 insertions(+), 10 deletions(-) create mode 100644 sysdeps/unix/sysv/linux/tst-sysvmsg-linux.c create mode 100644 sysdeps/unix/sysv/linux/tst-sysvsem-linux.c create mode 100644 sysvipc/test-sysvipc.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 updated (f9b2251d584 -> 54e50dc2d76)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 in repository toolchain/ci/gcc. from f9b2251d584 Daily bump. adds b61572eaf18 Daily bump. adds 7a8c40bca88 Fortran : ICE in build_field PR95614 adds aa42c1ac24a optabs: Don't reuse target for multi-word expansions if it [...] adds d1b51d13d76 Daily bump. adds 0676e194c75 Revert "Fortran : ICE in build_field PR95614" adds 48e274be62b AArch64: Implement poly-type vadd intrinsics adds 11874a0d403 AArch64: Implement missing vceq*_p* intrinsics adds 6f189fa29bc AArch64: Implement missing vcls intrinsics on unsigned types adds 9f7c4bb47c9 AArch64: Implement vstrq_p128 intrinsic adds 0d27e8eb8dc AArch64: Implement vldrq_p128 intrinsic adds 23b4d65ef54 AArch64: Implement missing _p64 intrinsics for vector permutes adds 61291c4b7d4 AArch64: Implement missing vrndns_f32 intrinsic adds 803f597d312 AArch64: Implement missing p128<->f64 reinterpret intrinsics adds 3fa772a7acf testsuite: [aarch64] Fix aarch64/advsimd-intrinsics/v{trn,u [...] adds 333a4fe8434 Daily bump. adds f6d4b96180a arm: Add support for Neoverse V1 CPU adds 97bbda2c7e2 Add missing FSF copyright notes for x86 intrinsic headers. adds a8ee77ee592 Daily bump. adds cbe1264d10f x86: Use SET operation in MOVDIRI and MOVDIR64B adds 05c3a208a19 AArch64: Add Linux cpuinfo string for rng feature adds 5420d2d0ffa Daily bump. adds df52e2f8fc8 aarch64: Add support for Neoverse N2 CPU adds b35353f96be s390: Fix up s390_atomic_assign_expand_fenv adds 472396ebbca AArch64: Add rng feature to Neoverse V1 adds 19870c2b458 AArch64: Add prefer_advsimd_autovec internal tune_flag adds 3f7059376b7 Daily bump. adds 20f699a4449 gcov: fix streaming corruption adds 7c55364eaaf gcov: fix streaming of HIST_TYPE_IOR histogram type. adds 991a3760153 GCOV: do not mangle .gcno files. adds ec3abe75d65 AArch64: Add Neoverse V1 tuning struct adds 54e50dc2d76 arm: Add support for Neoverse N2 CPU No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 146 ++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/aarch64/aarch64-cores.def | 7 +- gcc/config/aarch64/aarch64-option-extensions.def | 2 +- gcc/config/aarch64/aarch64-simd-builtins.def | 3 +- gcc/config/aarch64/aarch64-tune.md | 2 +- gcc/config/aarch64/aarch64-tuning-flags.def | 3 + gcc/config/aarch64/aarch64.c | 40 +++- gcc/config/aarch64/arm_neon.h | 214 +++++++++++++++++++++ gcc/config/arm/arm-cpus.in | 22 +++ gcc/config/arm/arm-tables.opt | 6 + gcc/config/arm/arm-tune.md | 4 +- gcc/config/i386/i386.md | 20 +- gcc/config/i386/pconfigintrin.h | 23 +++ gcc/config/i386/wbnoinvdintrin.h | 23 +++ gcc/config/s390/s390.c | 17 +- gcc/coverage.c | 8 +- gcc/doc/invoke.texi | 12 +- gcc/fortran/ChangeLog | 40 ++++ gcc/optabs.c | 14 +- gcc/profile.c | 6 +- gcc/testsuite/ChangeLog | 118 ++++++++++++ gcc/testsuite/g++.dg/gcov/pr97069.C | 20 ++ gcc/testsuite/gcc.c-torture/execute/pr97073.c | 21 ++ .../aarch64/advsimd-intrinsics/arm-neon-ref.h | 8 +- .../aarch64/advsimd-intrinsics/vreinterpret_p128.c | 19 ++ .../aarch64/advsimd-intrinsics/vtrn_half.c | 3 - .../aarch64/advsimd-intrinsics/vuzp_half.c | 3 - .../aarch64/advsimd-intrinsics/vzip_half.c | 3 - .../gcc.target/aarch64/simd/trn_zip_p64_1.c | 44 +++++ .../gcc.target/aarch64/simd/vadd_poly_1.c | 50 +++++ .../gcc.target/aarch64/simd/vceq_poly_1.c | 29 +++ .../gcc.target/aarch64/simd/vcls_unsigned_1.c | 54 ++++++ .../gcc.target/aarch64/simd/vldrq_p128_1.c | 13 ++ .../gcc.target/aarch64/simd/vrndns_f32_1.c | 13 ++ .../gcc.target/aarch64/simd/vstrq_p128_1.c | 12 ++ gcc/testsuite/gcc.target/i386/movdir64b.c | 29 +++ gcc/testsuite/gcc.target/i386/movdiri32.c | 26 +++ gcc/testsuite/gcc.target/i386/movdiri64.c | 26 +++ gcc/testsuite/lib/target-supports.exp | 17 ++ gcc/value-prof.c | 5 +- 41 files changed, 1073 insertions(+), 54 deletions(-) create mode 100644 gcc/testsuite/g++.dg/gcov/pr97069.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr97073.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/trn_zip_p64_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vadd_poly_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vceq_poly_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vcls_unsigned_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vldrq_p128_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vrndns_f32_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/simd/vstrq_p128_1.c create mode 100644 gcc/testsuite/gcc.target/i386/movdir64b.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri32.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri64.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 updated (301307845 -> 19c5663ea)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O3 in repository toolchain/ci/base-artifacts. discards 301307845 0: update: gcc-f9b2251d584e47b323b01438fbedc9b7fc354cf3: 1 new 19c5663ea 0: update: gcc-54e50dc2d7633d1d5930f472aaeb4e52ba403ade: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (301307845) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 420 +- 04-build_abe-bootstrap_O3/console.log | 66947 +++++++++++++++---------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 6 +- console.log | 67535 ++++++++++++++++---------------- jenkins/manifest.sh | 8 +- 7 files changed, 67609 insertions(+), 67475 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 1 month

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits October 2020