Tcwg-commits October 2020

tcwg-commits@lists.linaro.org

6 participants
5974 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (ace312d9 -> 291ae4eb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/base-artifacts. discards ace312d9 2: update: binutils-gcc-linux: 4889 new 291ae4eb 2: update: binutils-gcc-linux: 4889 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ace312d9) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 436 +- 03-build_abe-binutils/console.log | 12054 ++++++------ 04-build_abe-stage1/console.log | 16046 ++++++++-------- 05-build_linux/console.log | 900 +- 07-check_regression/console.log | 2 +- 07-check_regression/results.regressions | 10 +- 08-update_baseline/console.log | 132 +- 08-update_baseline/results.regressions | 10 +- console.log | 29716 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 11 files changed, 29711 insertions(+), 29735 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (583090b1b823 -> 6f2f486d57c4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/linux. from 583090b1b823 Merge tag 'block5.9-2020-10-08' of git://git.kernel.dk/lin [...] adds 33eade2cd27a drm/amdgpu: fix NULL pointer dereference for Renoir adds dcba603f82ed drm/amdgpu/swsmu: fix ARC build errors adds 33c8256b3bcc drm/amd/display: Change ABM config init interface adds dded93ffbb8c Merge tag 'amd-drm-fixes-5.9-2020-10-08' of git://people.f [...] adds fd330b1bc2f5 Merge tag 'drm-fixes-2020-10-09' of git://anongit.freedesk [...] adds 4243219141b6 mmc: core: don't set limits.discard_granularity as 0 adds f318052ef2f0 Merge tag 'mmc-v5.9-rc4-4' of git://git.kernel.org/pub/scm [...] adds 47e538d86d57 gpiolib: Disable compat ->read() code in UML case adds 8b81edd80baf gpio: pca953x: Survive spurious interrupts adds d813a8cb8d90 Merge tag 'gpio-v5.9-3' of git://git.kernel.org/pub/scm/li [...] adds e3f2396b7570 power: supply: sbs-battery: chromebook workaround for PEC adds 277e570ae193 Merge tag 'for-v5.9-rc' of git://git.kernel.org/pub/scm/li [...] adds a78c6f5956a9 RISC-V: Make sure memblock reserves the memory containing DT adds 84814460eef9 riscv: Fixup bootup failure with HARDENED_USERCOPY adds 8a5f78d98c26 Merge tag 'riscv-for-linus-5.9' of git://git.kernel.org/pu [...] adds 6e3837668e00 spi: fsl-dspi: fix NULL pointer dereference adds 1c33524f7985 MAINTAINERS: Add maintainer of DW APB SSI driver adds 6f2f486d57c4 Merge tag 'spi-fix-v5.9-rc8' of git://git.kernel.org/pub/s [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 7 +++++++ arch/riscv/kernel/vmlinux.lds.S | 5 +++-- arch/riscv/mm/init.c | 1 + drivers/gpio/gpio-pca953x.c | 17 +++++++++++++++-- drivers/gpio/gpiolib-cdev.c | 2 +- drivers/gpu/drm/amd/amdgpu/soc15.c | 10 +++++----- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 2 +- .../gpu/drm/amd/display/modules/power/power_helpers.c | 19 +++++++++++++++---- .../gpu/drm/amd/display/modules/power/power_helpers.h | 4 +++- drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 14 ++++++++++++-- drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 14 ++++++++++++-- drivers/mmc/core/queue.c | 2 +- drivers/power/supply/sbs-battery.c | 6 ++++++ drivers/spi/spi-fsl-dspi.c | 5 +++-- 14 files changed, 85 insertions(+), 23 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (f3327324f9f -> f157526fb5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/gcc. from f3327324f9f Daily bump. adds f157526fb5f Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (e630fa74 -> 0cf25dd0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards e630fa74 0: update: binutils-gcc-linux: boot new 0cf25dd0 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e630fa74) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 406 +- 03-build_abe-binutils/console.log | 11184 +++++------ 04-build_abe-stage1/console.log | 18181 ++++++++--------- 05-build_linux/console.log | 412 +- 06-boot_linux/console.log | 496 +- 07-check_regression/console.log | 8 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 2 +- 08-update_baseline/results.regressions | 2 +- console.log | 31033 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- 12 files changed, 30934 insertions(+), 30932 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig updated (f3327324f9f -> f157526fb5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig in repository toolchain/ci/gcc. from f3327324f9f Daily bump. adds f157526fb5f Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig updated (f4d5ea2d -> 360e638c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards f4d5ea2d 0: update: binutils-gcc-linux: all new 360e638c 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f4d5ea2d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 172 +- 02-prepare_abe/console.log | 424 +- 03-build_abe-binutils/console.log | 11553 +++++------ 04-build_abe-stage1/console.log | 18232 ++++++++--------- 05-build_linux/console.log | 1032 +- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 2 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 2 +- 08-update_baseline/results.regressions | 2 +- console.log | 31419 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 12 files changed, 31430 insertions(+), 31420 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-master-arm-check_bootstrap updated (636e80eea24 -> 2a07345c4f8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-check_bootstrap in repository toolchain/ci/gcc. from 636e80eea24 SRA: Total scalarization after access propagation [PR92706] adds 6693911f069 SRA: Also propagate accesses from LHS to RHS [PR92706] adds 5cd2e126f5c libstdc++: Make tests for std::ranges access functions more robust adds 83b0201035c libstdc++: Make std::compare_three_way check if <=> is vali [...] adds f214ffb336d libstdc++: Simplify constraints on std::compare_three_way adds bcf3fa7cf5a IRA: Revert 11b8091fb to fix PR 93221 adds 989a5fb3aa5 Add acc_device_radeon to name_of_acc_device_t function adds 0a8f4febf75 libstdc++: Fix conformance issues in <stop_token> (PR92895) adds 423284053ec c++: Fix class NTTP with template arguments [PR92948] adds e3b60da8e07 c++: Fix template arguments comparison with class NTTP [PR91754] adds 2812a28418b Revert g-465c7c89e92a6d6d582173e505cb16dcb9873034 adds 0de349f108d Improve DSE which in turn eliminates the need for jump thre [...] adds 11ffae58473 c++: Add new test [PR88092] adds 165255c7a56 GCN – call assembler with -mattr=-code-object-v3 (PR93409) adds 245e40af4fa c++: Fix attributes with lambda and trailing return type. adds 59da7f96ffc testsuite: Fix up tree-ssa/pr92706-1.c on 32-bit targets. adds 8be8e32fafa Daily bump. adds e3b6c052b6a c++: Drop alignas restriction for stack variables. adds 68f3759eff5 runtime: update netpoll_hurd.go for go1.14beta1 changes adds 66af5a226ac runtime, syscall: add a couple of hurd build tags adds 3b35b3d4cc2 Handle CO_AWAIT_EXPR in conversion in co_await_expander. adds 3904cc106e3 Use promise in coroutine frame in actor function. adds e0332517f90 Regenerate configure for 54b3d52 adds 2595f25cdaf fortran: Fix up ISO_Fortran_binding_15.f90 failures [PR92123] adds b285bebe6ad i386: Optimize popcnt followed by zero/sign extension [PR91824] adds d37c81f476c i386: Optimize {,v}{,p}movmsk{b,ps,pd} followed by sign ext [...] adds b0e9b18ed43 Add testcase of PR c++/90338, already fixed in trunk. adds 5ab5d81b364 Skip plugin-{gcn,hsa} for (-m)x32 (PR bootstrap/93409) adds efd26bbc81e arm: Fix uaddvdi4 expander [PR93494] adds 64464e5f369 Fix ICE in pa_elf_select_rtx_section. adds d177c49cd31 analyzer: avoid comparisons between uncomparable types (PR 93450) adds bba18325a10 dump CTORs properly wrapped with _Literal with -gimple adds 97b40c39208 PR middle-end/92323 - bogus -Warray-bounds after unrolling [...] adds e0678350ea4 Fix "regression" reported by c6x testing. adds 59e6d62be2c Add LTGT operator support for amdgcn adds 004ac7b7803 Remove check for maximum symbol name length. adds 4dd468a042e c++: Fix -Wtype-limits in templates. adds 56b92750f83 combine: Punt on out of range rotate counts [PR93505] adds 5fb07870fa4 cgraph: Avoid creating multiple *.localalias aliases with t [...] adds f9eb0973edb Mark switch expression as used to avoid bogus warning adds e978955dd72 analyzer: fix ICE in __builtin_isnan (PR 93356) adds e34ad101a43 analyzer: convert conditionals-2.c to a torture test adds 3e990d79540 analyzer: avoid using <string.h> in malloc-1.c adds bba54d62af5 Daily bump. adds ebe9174e940 analyzer: make extrinsic_state field private adds 42f36563ef6 analyzer: add extrinsic_state::dump adds 95607c12363 Zero-initialise masked load destinations adds 45eb3e4944b analyzer: further fixes for comparisons between uncomparabl [...] adds 182ce042e73 calls.c: refactor special_function_p for use by analyzer (v2) adds c63ae7f0b8b Fix fast-math-pr55281.c ICE adds e60b1e23626 middle-end: Fix logical shift truncation (PR rtl-optimizati [...] adds 6a97d9eae45 [Fortran] Disable front-end optimization for OpenACC atomic [...] adds 5a28e2727f7 [amdgcn] Scale number of threads/workers with VGPR usage adds 828573a5735 Fix TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL handling. adds b92709388b9 Fix conditional add LRA failure for amdgcn adds 6e5a196399d libstdc++: Always return a sentinel<I> from __gnu_test::tes [...] adds 2171a9207f5 aarch64: Fix SVE PCS failures for BE & ILP32 adds 3669677425f aarch64: Add Armv8.6 SVE matrix multiply support adds 02fcd8ac408 aarch64: Add svbfloat16_t support to arm_sve.h adds 896dff99e18 aarch64: Add Armv8.6 SVE bfloat16 support adds 5910b14503d testsuite: Fix up pr91838.C test [PR91838] adds 455f58ec504 analyzer: fix ICE with pointers between stack frames (PR 93438) adds f1c807e887d analyzer: fix ICE getting void return value (PR 93379) adds 2a07345c4f8 Fix for PR 91333 - suboptimal register allocation for i [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 348 +++++++++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 79 +++ gcc/analyzer/analyzer.cc | 10 +- gcc/analyzer/constraint-manager.cc | 4 +- gcc/analyzer/diagnostic-manager.cc | 6 +- gcc/analyzer/function-set.cc | 2 + gcc/analyzer/program-state.cc | 65 ++- gcc/analyzer/program-state.h | 9 +- gcc/analyzer/region-model.cc | 161 +++++- gcc/analyzer/sm.cc | 12 + gcc/analyzer/sm.h | 2 + gcc/builtins.def | 2 +- gcc/c-family/ChangeLog | 5 + gcc/c-family/c-attribs.c | 62 +-- gcc/c/ChangeLog | 6 + gcc/c/c-parser.c | 2 +- gcc/calls.c | 14 +- gcc/combine.c | 3 +- gcc/config.in | 6 + gcc/config/aarch64/aarch64-c.c | 7 +- gcc/config/aarch64/aarch64-modes.def | 13 +- gcc/config/aarch64/aarch64-option-extensions.def | 40 +- gcc/config/aarch64/aarch64-sve-builtins-base.cc | 90 +++- gcc/config/aarch64/aarch64-sve-builtins-base.def | 75 ++- gcc/config/aarch64/aarch64-sve-builtins-base.h | 20 + gcc/config/aarch64/aarch64-sve-builtins-shapes.cc | 285 ++++++++++- gcc/config/aarch64/aarch64-sve-builtins-shapes.h | 10 + gcc/config/aarch64/aarch64-sve-builtins-sve2.cc | 1 - gcc/config/aarch64/aarch64-sve-builtins-sve2.def | 6 +- gcc/config/aarch64/aarch64-sve-builtins-sve2.h | 1 - gcc/config/aarch64/aarch64-sve-builtins.cc | 49 +- gcc/config/aarch64/aarch64-sve-builtins.def | 2 + gcc/config/aarch64/aarch64-sve-builtins.h | 1 + gcc/config/aarch64/aarch64-sve.md | 214 +++++++- gcc/config/aarch64/aarch64-sve2.md | 14 +- gcc/config/aarch64/aarch64.c | 8 +- gcc/config/aarch64/aarch64.h | 15 +- gcc/config/aarch64/arm_sve.h | 1 + gcc/config/aarch64/iterators.md | 116 ++++- gcc/config/arm/arm.md | 2 +- gcc/config/gcn/gcn-hsa.h | 2 +- gcc/config/gcn/gcn-valu.md | 67 ++- gcc/config/gcn/gcn.c | 17 +- gcc/config/gcn/mkoffload.c | 67 ++- gcc/config/gcn/predicates.md | 2 +- gcc/config/i386/i386.md | 121 +++-- gcc/config/i386/mmx.md | 6 +- gcc/config/i386/sse.md | 143 +++--- gcc/config/i386/x86-tune.def | 8 +- gcc/config/pa/pa.c | 2 +- gcc/configure | 21 +- gcc/cp/ChangeLog | 42 ++ gcc/cp/coroutines.cc | 77 +-- gcc/cp/parser.c | 17 +- gcc/cp/pt.c | 66 ++- gcc/doc/analyzer.texi | 2 + gcc/doc/invoke.texi | 4 + gcc/fortran/ChangeLog | 35 +- gcc/fortran/expr.c | 4 +- gcc/fortran/frontend-passes.c | 1 + gcc/fortran/iresolve.c | 5 +- gcc/fortran/symbol.c | 16 - gcc/fortran/trans-decl.c | 14 +- gcc/go/gofrontend/MERGE | 2 +- gcc/ira-color.c | 10 +- gcc/ira.c | 38 +- gcc/simplify-rtx.c | 22 +- gcc/symtab.c | 14 +- gcc/testsuite/ChangeLog | 543 ++++++++++++++++++++- .../g++.dg/coroutines/co-await-syntax-09-convert.C | 23 + gcc/testsuite/g++.dg/cpp0x/alignas17.C | 14 + gcc/testsuite/g++.dg/cpp2a/nontype-class28.C | 37 ++ gcc/testsuite/g++.dg/cpp2a/nontype-class29.C | 26 + gcc/testsuite/g++.dg/cpp2a/nontype-class30.C | 15 + gcc/testsuite/g++.dg/cpp2a/nontype-class31.C | 19 + gcc/testsuite/g++.dg/ext/attr-trailing1.C | 14 + gcc/testsuite/g++.dg/opt/pr91838.C | 11 + gcc/testsuite/g++.dg/pr90338.C | 14 + gcc/testsuite/g++.dg/warn/Wtype-limits3.C | 13 + .../aarch64/sve/acle/general-c++/mangle_1.C | 2 + .../aarch64/sve/acle/general-c++/mangle_2.C | 2 + gcc/testsuite/gcc.c-torture/compile/pr93505.c | 15 + gcc/testsuite/gcc.c-torture/execute/pr93494.c | 13 + gcc/testsuite/gcc.dg/Warray-bounds-57.c | 53 ++ .../gcc.dg/analyzer/conditionals-notrans.c | 6 + gcc/testsuite/gcc.dg/analyzer/conditionals-trans.c | 9 +- gcc/testsuite/gcc.dg/analyzer/data-model-1.c | 9 +- gcc/testsuite/gcc.dg/analyzer/malloc-1.c | 17 +- .../gcc.dg/analyzer/{ => torture}/conditionals-2.c | 6 +- gcc/testsuite/gcc.dg/analyzer/torture/pr93356.c | 6 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c | 11 + gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c | 2 + gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c | 26 + gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c | 13 + gcc/testsuite/gcc.dg/analyzer/torture/pr93450.c | 25 + gcc/testsuite/gcc.dg/lto/pr93384_0.c | 12 + gcc/testsuite/gcc.dg/lto/pr93384_1.c | 2 + gcc/testsuite/gcc.dg/pr88660.c | 13 + gcc/testsuite/gcc.dg/pr89689.c | 43 ++ gcc/testsuite/gcc.dg/tree-ssa/pr92706-1.c | 17 + gcc/testsuite/gcc.dg/tree-ssa/ssa-dse-26.c | 11 +- gcc/testsuite/gcc.dg/vect/pr92429.c | 14 + gcc/testsuite/gcc.target/aarch64/pr93221.c | 10 + .../gcc.target/aarch64/pragma_cpp_predefs_2.c | 109 ++++- .../gcc.target/aarch64/sve/acle/asm/bfdot_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfdot_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfmlalb_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c | 67 +++ .../aarch64/sve/acle/asm/bfmlalt_lane_f32.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/clasta_bf16.c | 52 ++ .../gcc.target/aarch64/sve/acle/asm/clastb_bf16.c | 52 ++ .../gcc.target/aarch64/sve/acle/asm/cnt_bf16.c | 52 ++ .../gcc.target/aarch64/sve/acle/asm/create2_1.c | 10 + .../gcc.target/aarch64/sve/acle/asm/create3_1.c | 11 + .../gcc.target/aarch64/sve/acle/asm/create4_1.c | 12 + .../gcc.target/aarch64/sve/acle/asm/cvt_bf16.c | 96 ++++ .../gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c | 90 ++++ .../gcc.target/aarch64/sve/acle/asm/dup_bf16.c | 41 ++ .../aarch64/sve/acle/asm/dup_lane_bf16.c | 108 ++++ .../aarch64/sve/acle/asm/dupq_lane_bf16.c | 48 ++ .../gcc.target/aarch64/sve/acle/asm/ext_bf16.c | 73 +++ .../gcc.target/aarch64/sve/acle/asm/get2_bf16.c | 55 +++ .../gcc.target/aarch64/sve/acle/asm/get3_bf16.c | 108 ++++ .../gcc.target/aarch64/sve/acle/asm/get4_bf16.c | 179 +++++++ .../gcc.target/aarch64/sve/acle/asm/insr_bf16.c | 22 + .../gcc.target/aarch64/sve/acle/asm/lasta_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/lastb_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/ld1_bf16.c | 158 ++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c | 120 +++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 2 +- .../gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c | 137 ++++++ .../gcc.target/aarch64/sve/acle/asm/ld2_bf16.c | 200 ++++++++ .../gcc.target/aarch64/sve/acle/asm/ld3_bf16.c | 242 +++++++++ .../gcc.target/aarch64/sve/acle/asm/ld4_bf16.c | 286 +++++++++++ .../gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c | 86 ++++ .../gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c | 154 ++++++ .../gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c | 158 ++++++ .../gcc.target/aarch64/sve/acle/asm/len_bf16.c | 12 + .../gcc.target/aarch64/sve/acle/asm/mmla_f32.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/mmla_f64.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/mmla_s32.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/mmla_u32.c | 46 ++ .../aarch64/sve/acle/asm/reinterpret_bf16.c | 207 ++++++++ .../aarch64/sve/acle/asm/reinterpret_f16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_f64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_s8.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u16.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u32.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u64.c | 17 + .../aarch64/sve/acle/asm/reinterpret_u8.c | 17 + .../gcc.target/aarch64/sve/acle/asm/rev_bf16.c | 21 + .../gcc.target/aarch64/sve/acle/asm/sel_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/set2_bf16.c | 41 ++ .../gcc.target/aarch64/sve/acle/asm/set3_bf16.c | 63 +++ .../gcc.target/aarch64/sve/acle/asm/set4_bf16.c | 87 ++++ .../gcc.target/aarch64/sve/acle/asm/splice_bf16.c | 33 ++ .../gcc.target/aarch64/sve/acle/asm/st1_bf16.c | 158 ++++++ .../gcc.target/aarch64/sve/acle/asm/st2_bf16.c | 200 ++++++++ .../gcc.target/aarch64/sve/acle/asm/st3_bf16.c | 242 +++++++++ .../gcc.target/aarch64/sve/acle/asm/st4_bf16.c | 286 +++++++++++ .../gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c | 158 ++++++ .../aarch64/sve/acle/asm/sudot_lane_s32.c | 97 ++++ .../gcc.target/aarch64/sve/acle/asm/sudot_s32.c | 45 ++ .../gcc.target/aarch64/sve/acle/asm/tbl_bf16.c | 30 ++ .../aarch64/sve/acle/asm/test_sve_acle.h | 49 ++ .../gcc.target/aarch64/sve/acle/asm/trn1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/trn2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/undef2_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef3_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef4_1.c | 7 + .../gcc.target/aarch64/sve/acle/asm/undef_1.c | 7 + .../aarch64/sve/acle/asm/usdot_lane_s32.c | 97 ++++ .../gcc.target/aarch64/sve/acle/asm/usdot_s32.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/usmmla_s32.c | 46 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip1q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2_bf16.c | 30 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_f64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_s8.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u16.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u32.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u64.c | 32 ++ .../gcc.target/aarch64/sve/acle/asm/zip2q_u8.c | 32 ++ .../gcc.target/aarch64/sve/acle/general-c/mmla_1.c | 58 +++ .../gcc.target/aarch64/sve/acle/general-c/mmla_2.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_3.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_4.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_5.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_6.c | 10 + .../gcc.target/aarch64/sve/acle/general-c/mmla_7.c | 10 + .../sve/acle/general-c/ternary_bfloat16_1.c | 24 + .../sve/acle/general-c/ternary_bfloat16_lane_1.c | 30 ++ .../sve/acle/general-c/ternary_bfloat16_lanex2_1.c | 30 ++ .../sve/acle/general-c/ternary_bfloat16_opt_n_1.c | 24 + .../sve/acle/general-c/ternary_intq_uintq_lane_1.c | 32 ++ .../acle/general-c/ternary_intq_uintq_opt_n_1.c | 37 ++ .../sve/acle/general-c/ternary_uintq_intq_1.c | 37 ++ .../sve/acle/general-c/ternary_uintq_intq_lane_1.c | 32 ++ .../acle/general-c/ternary_uintq_intq_opt_n_1.c | 37 ++ .../gcc.target/aarch64/sve/pcs/annotate_1.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_2.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_3.c | 8 + .../gcc.target/aarch64/sve/pcs/annotate_4.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_5.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_6.c | 12 + .../gcc.target/aarch64/sve/pcs/annotate_7.c | 8 + gcc/testsuite/gcc.target/aarch64/sve/pcs/args_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_2.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_3.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_4.c | 2 +- .../sve/pcs/{args_5_be_s16.c => args_5_be_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_be_u8.c | 2 +- .../sve/pcs/{args_5_le_s16.c => args_5_le_bf16.c} | 16 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_5_le_u8.c | 2 +- .../sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_be_u8.c | 2 +- .../sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} | 32 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/args_6_le_u8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_7.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_8.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/args_9.c | 2 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_1.c | 12 +- .../gcc.target/aarch64/sve/pcs/gnu_vectors_2.c | 10 +- .../gcc.target/aarch64/sve/pcs/return_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_1024.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_128.c | 4 +- .../gcc.target/aarch64/sve/pcs/return_1_2048.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_256.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_1_512.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_2.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/return_4.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_4_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_1024.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_128.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_2048.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_256.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_5_512.c | 29 +- .../gcc.target/aarch64/sve/pcs/return_6.c | 16 +- .../gcc.target/aarch64/sve/pcs/return_6_1024.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_128.c | 23 +- .../gcc.target/aarch64/sve/pcs/return_6_2048.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_256.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_6_512.c | 24 +- .../gcc.target/aarch64/sve/pcs/return_7.c | 28 ++ .../gcc.target/aarch64/sve/pcs/return_8.c | 29 ++ .../gcc.target/aarch64/sve/pcs/return_9.c | 33 ++ .../gcc.target/aarch64/sve/pcs/saves_2_be_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_be_wrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_nowrap.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_2_le_wrap.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pcs/saves_3.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_be.c | 2 +- .../gcc.target/aarch64/sve/pcs/saves_4_le.c | 2 +- .../gcc.target/aarch64/sve/pcs/stack_clash_2_128.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_1.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_f64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_s8.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u16.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u32.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u64.c | 2 +- .../gcc.target/aarch64/sve/pcs/varargs_2_u8.c | 2 +- .../gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c | 30 ++ .../gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c | 37 ++ .../aarch64/sve2/acle/asm/whilerw_bf16.c | 50 ++ .../aarch64/sve2/acle/asm/whilewr_bf16.c | 50 ++ gcc/testsuite/gcc.target/i386/pr91333.c | 14 + gcc/testsuite/gcc.target/i386/pr91824-1.c | 54 ++ gcc/testsuite/gcc.target/i386/pr91824-2.c | 73 +++ gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 | 17 + gcc/testsuite/lib/target-supports.exp | 2 +- gcc/tree-pretty-print.c | 12 + gcc/tree-sra.c | 306 +++++++++--- gcc/tree-ssa-loop-ivopts.c | 11 +- gcc/tree.h | 25 + libgo/go/runtime/nbpipe_pipe2.go | 2 +- libgo/go/runtime/netpoll_hurd.go | 77 +-- libgo/go/syscall/sockcmsg_unix_other.go | 2 +- libgomp/ChangeLog | 20 + libgomp/configure | 6 +- libgomp/oacc-init.c | 1 + libgomp/plugin/configfrag.ac | 4 +- libgomp/plugin/plugin-gcn.c | 23 + libstdc++-v3/ChangeLog | 104 ++++ libstdc++-v3/include/std/stop_token | 478 ++++++++++++++---- libstdc++-v3/libsupc++/compare | 12 +- .../18_support/comparisons/object/93479.cc | 46 ++ .../24_iterators/range_operations/distance.cc | 30 +- .../24_iterators/range_operations/next.cc | 58 ++- .../24_iterators/range_operations/prev.cc | 50 +- .../stop_token/stop_callback/deadlock-mt.cc | 50 ++ .../stop_token/stop_callback/deadlock.cc | 48 ++ .../30_threads/stop_token/stop_callback/destroy.cc | 83 ++++ .../stop_token/stop_callback/destructible_neg.cc | 57 +++ .../stop_token/stop_callback/invocable_neg.cc | 35 ++ .../30_threads/stop_token/stop_callback/invoke.cc | 62 +++ .../30_threads/stop_token/stop_source/assign.cc | 51 ++ .../stop_token/stop_token/stop_possible.cc | 49 ++ libstdc++-v3/testsuite/std/ranges/access/end.cc | 12 +- libstdc++-v3/testsuite/std/ranges/access/rbegin.cc | 28 +- libstdc++-v3/testsuite/std/ranges/access/rend.cc | 83 ++-- libstdc++-v3/testsuite/std/ranges/range.cc | 2 +- libstdc++-v3/testsuite/util/testsuite_iterators.h | 15 +- 437 files changed, 14184 insertions(+), 1025 deletions(-) create mode 100644 gcc/testsuite/g++.dg/coroutines/co-await-syntax-09-convert.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/alignas17.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class28.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class29.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class30.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/nontype-class31.C create mode 100644 gcc/testsuite/g++.dg/ext/attr-trailing1.C create mode 100644 gcc/testsuite/g++.dg/opt/pr91838.C create mode 100644 gcc/testsuite/g++.dg/pr90338.C create mode 100644 gcc/testsuite/g++.dg/warn/Wtype-limits3.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr93505.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr93494.c create mode 100644 gcc/testsuite/gcc.dg/Warray-bounds-57.c rename gcc/testsuite/gcc.dg/analyzer/{ => torture}/conditionals-2.c (87%) create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93356.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93379.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93438.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/torture/pr93450.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr93384_0.c create mode 100644 gcc/testsuite/gcc.dg/lto/pr93384_1.c create mode 100644 gcc/testsuite/gcc.dg/pr88660.c create mode 100644 gcc/testsuite/gcc.dg/pr89689.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr92706-1.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92429.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr93221.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfdot_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalb_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmlalt_lane_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/bfmmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/clastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/cvtnt_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dup_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/dupq_lane_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ext_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/get4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/insr_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lasta_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/lastb_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1rq_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldff1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnf1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ldnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/len_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/mmla_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/reinterpret_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/rev_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sel_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/set4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/splice_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st3_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/st4_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/stnt1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/sudot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/tbl_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/trn2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_lane_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usdot_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/usmmla_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/uzp2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip1q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/zip2q_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/mmla_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_bfl [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_int [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general-c/ternary_uin [...] copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_be_s16.c => args_5_be_bf16.c} (83%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_5_le_s16.c => args_5_le_bf16.c} (82%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_be_u16.c => args_6_be_bf16.c} (72%) copy gcc/testsuite/gcc.target/aarch64/sve/pcs/{args_6_le_u16.c => args_6_le_bf16.c} (71%) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbl2_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/tbx_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilerw_bf16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/whilewr_bf16.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91333.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91824-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr91824-2.c create mode 100644 gcc/testsuite/gfortran.dg/goacc/atomic-1.f90 create mode 100644 libstdc++-v3/testsuite/18_support/comparisons/object/93479.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/dead [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/deadlock.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/destroy.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/dest [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/invo [...] create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_callback/invoke.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_source/assign.cc create mode 100644 libstdc++-v3/testsuite/30_threads/stop_token/stop_token/stop_po [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-arm-check_bootstrap updated (c2cff1ca -> 648379c1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-check_bootstrap in repository toolchain/ci/base-artifacts. from c2cff1ca 3: reset: gcc-636e80eea24b780f1d5f4c14c58fc00001df8508: 1 new 648379c1 4: reset: gcc-2a07345c4f8dabc286fc470e76c53473e5bc3eb7: 1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 350 +- 03-build_abe-bootstrap/console.log | 96916 ++++++++++++------------ 04-build_abe-check_bootstrap/console.log | 12015 ++- 05-check_regression/console.log | 1248 +- 05-check_regression/results.regressions | 915 +- 05-check_regression/trigger-bisect | 2 +- 06-update_baseline/console.log | 1235 +- 06-update_baseline/results.regressions | 915 +- console.log | 111892 ++++++++++++++-------------- jenkins/manifest.sh | 8 +- results | 915 +- sumfiles/g++.log.xz | Bin 2292480 -> 2241844 bytes sumfiles/g++.sum | 57 +- sumfiles/gcc.log.xz | Bin 1997724 -> 1937972 bytes sumfiles/gcc.sum | 665 +- sumfiles/gfortran.log.xz | Bin 813048 -> 774164 bytes sumfiles/gfortran.sum | 12 +- sumfiles/go.log.xz | Bin 56100 -> 52172 bytes sumfiles/go.sum | 2 +- sumfiles/gotools.log.xz | Bin 2436 -> 2356 bytes sumfiles/gotools.sum | 4 +- sumfiles/libatomic.log.xz | Bin 2336 -> 2336 bytes sumfiles/libatomic.sum | 2 +- sumfiles/libffi.log.xz | Bin 26140 -> 26152 bytes sumfiles/libffi.sum | 2 +- sumfiles/libgo.log.xz | Bin 7464 -> 6800 bytes sumfiles/libgo.sum | 4 +- sumfiles/libgomp.log.xz | Bin 125264 -> 125336 bytes sumfiles/libgomp.sum | 2 +- sumfiles/libitm.log.xz | Bin 2696 -> 2700 bytes sumfiles/libitm.sum | 2 +- sumfiles/libstdc++.log.xz | Bin 374388 -> 356420 bytes sumfiles/libstdc++.sum | 27 +- sumfiles/objc.log.xz | Bin 62324 -> 61364 bytes sumfiles/objc.sum | 2 +- 36 files changed, 112376 insertions(+), 114944 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig updated (f3327324f9f -> f157526fb5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig in repository toolchain/ci/gcc. from f3327324f9f Daily bump. adds f157526fb5f Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig updated (a0ae0d30 -> d757ca24)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards a0ae0d30 0: update: binutils-gcc-linux: all new d757ca24 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a0ae0d30) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 229 +- 02-prepare_abe/console.log | 436 +- 03-build_abe-binutils/console.log | 11376 +++++------ 04-build_abe-stage1/console.log | 18148 ++++++++--------- 05-build_linux/console.log | 770 +- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 12 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 12 +- 08-update_baseline/results.regressions | 2 +- console.log | 31007 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 12 files changed, 31011 insertions(+), 30993 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits October 2020