Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[llvm] branch master updated (37e080d8710 -> 8d008c0fb8a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 37e080d8710 [AMDGPU] Use custom inserter for gfx10 VOP2b new 300b39cdac5 [X86] Make an assert in LowerSCALAR_TO_VECTOR stricter to m [...] new 8d008c0fb8a Use VR128X instead of FR32X/FR64X for the register class in [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/Target/X86/X86ISelLowering.cpp | 3 ++- lib/Target/X86/X86InstrAVX512.td | 10 +++++----- 2 files changed, 7 insertions(+), 6 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig updated (5fadeb95c95 -> 412e0a7b7e8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig in repository toolchain/ci/gcc. from 5fadeb95c95 PR middle-end/64242 * config/pa/pa.md (nonlocal_goto): Re [...] adds 693d9a36238 Daily bump. adds 961f9b6c746 PR ada/80590 adds 412e0a7b7e8 * config/mips/mips.c (mips_expand_builtin_insn): Swap the [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 8 +++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 8 +++ gcc/ada/exp_ch9.adb | 15 +++-- gcc/config/mips/mips.c | 13 ++++ gcc/testsuite/ChangeLog | 6 ++ gcc/testsuite/gcc.target/mips/msa-fmadd.c | 101 ++++++++++++++++++++++++++++++ 7 files changed, 144 insertions(+), 9 deletions(-) create mode 100644 gcc/testsuite/gcc.target/mips/msa-fmadd.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig updated (599d81557b -> 9137726eb6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig in repository toolchain/ci/binutils-gdb. from 599d81557b Automatic date update in version.in adds 9137726eb6 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig updated (ab41609f -> 6e4ee4ac)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards ab41609f 0: update: binutils-gcc-linux: boot new 6e4ee4ac 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ab41609f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 400 +- 03-build_abe-binutils/console.log | 10654 +++++++-------- 04-build_abe-stage1/console.log | 13880 ++++++++++--------- 05-build_linux/console.log | 640 +- 06-boot_linux/console.log | 4 +- console.log | 25773 ++++++++++++++++++------------------ jenkins/manifest.sh | 14 +- 8 files changed, 25749 insertions(+), 25782 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig updated (7aa823a959e1 -> 6500aa436df4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig in repository toolchain/ci/linux. from 7aa823a959e1 Linux 4.19.51 adds c09be31461ed tcp: limit payload size of sacked skbs adds ec83921899a5 tcp: tcp_fragment() should apply sane memory limits adds 7f9f8a37e563 tcp: add tcp_min_snd_mss sysctl adds 59222807fcc9 tcp: enforce tcp_min_snd_mss in tcp_mtu_probing() adds 6500aa436df4 Linux 4.19.52 No new revisions were added by this update. Summary of changes: Documentation/networking/ip-sysctl.txt | 8 ++++++++ Makefile | 2 +- include/linux/tcp.h | 4 ++++ include/net/netns/ipv4.h | 1 + include/net/tcp.h | 2 ++ include/uapi/linux/snmp.h | 1 + net/ipv4/proc.c | 1 + net/ipv4/sysctl_net_ipv4.c | 11 +++++++++++ net/ipv4/tcp.c | 1 + net/ipv4/tcp_input.c | 26 ++++++++++++++++++++------ net/ipv4/tcp_ipv4.c | 1 + net/ipv4/tcp_output.c | 10 +++++++--- net/ipv4/tcp_timer.c | 1 + 13 files changed, 59 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig updated (9f2f1270096 -> ca42687d62a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig in repository toolchain/ci/llvm-project. from 9f2f1270096 [X86] Add TB_NO_REVERSE to some folding table entries where [...] adds 13de174b4c4 [llvm-objcopy] Add elf32-sparc and elf32-sparcel target adds 4f157320676 [yaml2obj][MachO] Don't fill dummy data for virtual sections adds 1d1cf30b738 PowerPC: Optimize SPE double parameter calling setup adds ee62c40eae9 [SimplifyCFG] Fix prof branch_weights MD while removing unr [...] adds a71ce4f1e8e DWARF: Avoid storing DIERefs in long-lived containers adds a9e5d2f35dd Re-commit r357452 (take 3): "SimplifyCFG SinkCommonCodeFrom [...] adds 966f4e874e0 [ARM] Extract some code from ARMConstantIslandPass adds f7c0b3aeb22 [ARM] Add ARMBasicBlockInfo.cpp adds a059efa885f [ARM] Remove ARMComputeBlockSize adds 5d6ee76c163 Describe stack-id as an enum adds 89d6905c595 [ARM] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...] adds 4bde5d3c081 [ARM] Fix another -Wunused-variable in -DLLVM_ENABLE_ASSERT [...] adds 43cf5ae48a0 [lldb] [test] Skip watchpoint tests on NetBSD if userdbregs [...] adds 25a043e78a9 [NFC][Codegen] Standalone tests for icmp eq/ne (urem %x, C) [...] adds ac14f7b10cf [lit] Delete empty lines at the end of lit.local.cfg NFC adds 46f9cbe28d4 [llvm-objdump] Use %08 instead of %016 to print leading add [...] adds 60d6fb2a634 [SCEV] Use NoWrapFlags when expanding a simple mul adds 9d81915fcaa Recommit [OpenCL] Move OpenCLBuiltins.td and remove unused include adds ef78e55205e [SelectionDAG] Fold insert_subvector(undef, extract_subvect [...] adds 5401c2db6ee Fix clang -Wcovered-switch-default after stack-id change by D60137 adds 2e46312ffd1 [DAGCombiner] [CodeGenPrepare] More comprehensive GEP splitting adds d5323f6a707 [libunwind][AArch64] Fix libunwind::Registers_arm64::jumpto adds 74ac20158a0 Test forward references in IntrinsicEmitter on Neon LD(2|3|4) adds 83773b77a5a [LV] Deny irregular types in interleavedAccessCanBeWidened adds 37b75336823 Promote -fdebug-compilation-dir from a cc1 flag to clang an [...] adds d2aab283e25 gn build: Merge r363530 adds 582f2692945 AsmPrinter: add doc-string for EmitLinkage adds d3d2edf901d [lldb] [test] Watchpoint tests can be always run as root on NetBSD adds f1e2827170b [X86][SSE] Avoid unnecessary stack codegen in NT store code [...] adds e40f879eb2c [HIP] Add the interface deriving the stub name of device kernels. adds d53027697ca [clangd] Detect C++ for extension-less source files in vsco [...] adds 7dc917603be [clangd] Bump vscode-clangd v0.0.15. adds 1bd3d00e7e5 [CodeGen] Check for HardwareLoop Latch ExitBlock adds 2dda1ff0380 Fix a '>= 0' test on unsigned that I inadvertantly introduc [...] adds e683eba0ed3 AMDGPU: Cleanup custom PseudoSourceValue definitions adds 29e792659b6 AMDGPU/GlobalISel: Fix default mapping for non-register operands adds f3b64d80bcc AMDGPU: Mark exp/exp.compr as inaccessiblememonly adds b10f0978334 AMDGPU: Ignore subtarget for InferAddressSpaces adds 1df203d78e4 InferAddressSpaces: Fix cloning original addrspacecast adds 3c9391aad9e [clang][CodeGen] Remove std::move on temporary adds 454e6b9010f [X86][SSE] Prevent misaligned non-temporal vector load/stor [...] adds 1c91e63897d [X86][SSE] Add tests for underaligned nt loads adds 15b7f5b72d2 PHINode: introduce setIncomingValueForBlock() function, and [...] adds 8c82c41262f [lldb] [test] Extend D55859 symbols.enable-external-lookup= [...] adds b5ce4e5ea3e [clangd] Perform merge for main file symbols. adds e4eadf174cb [scudo][standalone] Introduce the combined allocator adds 12cb792d7f4 [X86] combineLoad - begun making the load split code more g [...] adds 77bc3b65424 [ScopInliner] Register FunctionAnalysisManagerModuleProxy. adds 34667519dc1 [Remarks] Extend -fsave-optimization-record to specify the format adds 1f50697abc7 Various improvements to Clang MSVC Visualizer adds a8dcd476887 Update the meeting page with papers/issues that are ready f [...] adds 8b1c53b5281 AMDGPU/GlobalISel: Implement select for G_ICMP and G_SELECT adds 5d00c3060e1 [AMDGPU] gfx1010 wave32 metadata adds fee1949b358 AMDGPU/GlobalISel: Account for multiple defs when finding i [...] adds a7f09f3c9e6 GlobalISel: Verify intrinsics adds 3e140066bce GlobalISel: Ignore callsite attributes when picking intrinsic type adds 6452bdd29b5 [LV] Suppress vectorization in some nontemporal cases adds bb9adfdb4e8 [X86][AVX] Split under-aligned vector nt-stores. adds 0cbf37af1e9 gn build: Merge r363541 adds 21184ec5c48 [GWP-ASan] Integration with Scudo [5]. adds b8e8b1769ff [clang][AST] Remove unnecessary 'const'. adds ad04e7ad426 [AMDGPU] Pass to propagate ABI attributes from kernels to t [...] adds 6d741f29ec8 AMDGPU: Fold readlane/readfirstlane calls adds a9191c8492a [AMDGPU] gfx1010 wavefrontsize intrinsic folding adds 2e550cabead Add tests for LWG 3206. NFC adds 05f77803f45 [MemorySSA] Add all MemoryPhis before filling their values. adds 5d942d5a95c AMDGPU: Make getreg intrinsic inaccessiblememonly adds 835999e48aa [X86][SSE] Scalarize under-aligned XMM vector nt-stores (PR42026) adds bf3c59f79bc LiveInterval.h: add LiveRange::findIndexesLiveAt function - [...] adds 546006b64ea Update status of issue 3209 adds f3f968adcd5 [X86] Add TB_NO_REVERSE to some memory folding table entrie [...] adds 49537bbf74a [GlobalISel][AArch64] Fold G_SUB into G_ICMP when it's safe [...] adds 7a0098aa6e3 [MemorySSA] Don't use template when the clone is a simplifi [...] adds daa1ae61429 [EarlyCSE] Fix hashing of self-compares adds 88afd753008 [test] Add wrap flags after D61934. adds 8af7198c6ca AMDGPU: Explicitly define a triple for some tests adds 58c75565f31 Reduced test case for pr42279 in advance of the relevant re [...] adds ae4fcb97dde AMDGPU/GFX10: Don't generate s_code_end padding in the asm-printer adds be8c669af05 [libc++] Update ABI list for ABI v2 adds 79bc188dc24 Attempt to fix GWP-ASan build failure on sanitizer-android. [...] adds 15722626e32 [NFC] Assign a couple of LWG issues to myself adds 4f3b7364a45 PR42205: DebugInfio: Do not attempt to emit debug info meta [...] adds f9626f27c8e Add color to the default thread and frame format. adds cf73dc75da5 gn build: Merge r363584. adds 72adaf3ec85 gn build: Merge r363483. adds 2d26cf37d77 llgdb.py: Make sure to clean up the debugger on exit. adds abccb1ad896 Clang :: Sema/wchar.c has long been failing on Solaris: adds fe8bd96ebd6 Fix a bug w/inbounds invalidation in LFTR (recommit) adds 31382782873 [AMDGPU] Propagate function attributes thru bitcasts adds 17bd226b6a1 Stop counting pops in tsan/check_analyze.sh. adds 184c8ee9208 [globalisel] Fix iterator invalidation in the extload combines adds 496f77f3d39 Add convenience utility for replacing a range within a cont [...] adds 44475363e84 Teach getSCEVAtScope how to handle loop phis w/invariant op [...] adds 5745febe277 Rewrite ConstStructBuilder with a mechanism that can cope w [...] adds 689509edab4 [test][AArch64] Relax the check line for G_BRJT in legalize [...] adds 94bc88ebf4b Fix crash when checking a dependently-typed reference that [...] adds ca42687d62a [AMDGPU] gfx1010 subvector test. NFC. No new revisions were added by this update. Summary of changes: .../clangd/clients/clangd-vscode/package.json | 6 +- clang-tools-extra/clangd/index/FileIndex.cpp | 2 +- .../clangd/unittests/FileIndexTests.cpp | 22 + clang/docs/UsersManual.rst | 18 +- clang/include/clang/AST/Expr.h | 2 +- clang/include/clang/Basic/CMakeLists.txt | 6 - clang/include/clang/Basic/CodeGenOptions.h | 3 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Driver/CC1Options.td | 4 +- clang/include/clang/Driver/Options.td | 13 +- clang/lib/AST/Decl.cpp | 2 +- clang/lib/Basic/Targets/OSTargets.h | 6 +- clang/lib/CodeGen/BackendUtil.cpp | 1 + clang/lib/CodeGen/CGCUDANV.cpp | 26 +- clang/lib/CodeGen/CGCUDARuntime.h | 5 + clang/lib/CodeGen/CGDebugInfo.cpp | 3 + clang/lib/CodeGen/CGExprConstant.cpp | 1131 +++++++++------- clang/lib/CodeGen/CodeGenAction.cpp | 5 + clang/lib/CodeGen/CodeGenModule.cpp | 10 +- clang/lib/Driver/ToolChains/Clang.cpp | 17 +- clang/lib/Driver/ToolChains/Darwin.cpp | 9 + clang/lib/Frontend/CompilerInvocation.cpp | 5 + clang/lib/Sema/CMakeLists.txt | 8 + .../clang/Basic => lib/Sema}/OpenCLBuiltins.td | 0 clang/lib/Sema/SemaLookup.cpp | 2 +- clang/test/CodeGen/opt-record-MIR.c | 2 + clang/test/CodeGen/opt-record.c | 5 + .../debug-info-var-template-partial-spec.cpp | 13 + clang/test/CodeGenCXX/designated-init.cpp | 66 + clang/test/CodeGenCXX/nrvo.cpp | 1 - clang/test/CodeGenCXX/stack-reuse-exceptions.cpp | 2 +- clang/test/CodeGenObjC/exceptions.m | 2 +- clang/test/Driver/cl-options.c | 1 + clang/test/Driver/clang_f_opts.c | 6 +- clang/test/Driver/darwin-ld.c | 4 + clang/test/Driver/opt-record.c | 8 + clang/test/Preprocessor/wchar_t.c | 7 +- clang/test/Sema/format-strings.c | 6 +- clang/test/Sema/wchar.c | 6 +- clang/test/SemaTemplate/dependent-expr.cpp | 8 + clang/utils/ClangVisualizers/clang.natvis | 181 ++- compiler-rt/lib/gwp_asan/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/CMakeLists.txt | 9 + compiler-rt/lib/scudo/scudo_allocator.cpp | 47 + compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 + .../lib/scudo/standalone/allocator_config.h | 80 ++ compiler-rt/lib/scudo/standalone/combined.h | 550 ++++++++ .../lib/scudo/standalone/tests/CMakeLists.txt | 1 + .../lib/scudo/standalone/tests/combined_test.cc | 237 ++++ compiler-rt/lib/tsan/check_analyze.sh | 2 - compiler-rt/test/gwp_asan/CMakeLists.txt | 3 +- compiler-rt/test/gwp_asan/double_delete.cpp | 15 + compiler-rt/test/gwp_asan/double_deletea.cpp | 15 + compiler-rt/test/gwp_asan/double_free.cpp | 15 + compiler-rt/test/gwp_asan/dummy_test.cc | 4 - compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp | 18 + .../test/gwp_asan/heap_buffer_underflow.cpp | 18 + compiler-rt/test/gwp_asan/invalid_free_left.cpp | 16 + compiler-rt/test/gwp_asan/invalid_free_right.cpp | 16 + compiler-rt/test/gwp_asan/lit.cfg | 13 + compiler-rt/test/gwp_asan/page_size.h | 13 + compiler-rt/test/gwp_asan/realloc.cpp | 44 + compiler-rt/test/gwp_asan/repeated_alloc.cpp | 28 + compiler-rt/test/gwp_asan/use_after_delete.cpp | 18 + compiler-rt/test/gwp_asan/use_after_deletea.cpp | 20 + compiler-rt/test/gwp_asan/use_after_free.cpp | 20 + compiler-rt/test/lit.common.cfg | 3 + compiler-rt/test/lit.common.configured.in | 1 + compiler-rt/test/scudo/lit.cfg | 4 + debuginfo-tests/llgdb.py | 7 +- libcxx/lib/abi/x86_64-apple-darwin.v2.abilist | 74 ++ libcxx/src/locale.cpp | 2 +- .../time.cal.ymd.members/op.sys_days.pass.cpp | 23 + libcxx/www/upcoming_meeting.html | 84 +- libunwind/src/UnwindRegistersRestore.S | 11 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 1 + lld/ELF/LTO.cpp | 1 + lld/ELF/Options.td | 2 + lld/test/ELF/arm-thunk-multipass-plt.s | 14 +- lld/test/ELF/arm-tls-gd32.s | 2 +- lld/test/ELF/gnu-ifunc-noplt-i386.s | 12 +- lld/test/ELF/lto/opt-remarks.ll | 3 + lld/test/ELF/ppc32-call-stub-nopic.s | 2 +- lld/test/ELF/ppc32-call-stub-pic.s | 2 +- lldb/include/lldb/Core/ModuleList.h | 1 + .../breakpoint/break-insert-enable-pending.test | 3 + .../lit/tools/lldb-mi/breakpoint/break-insert.test | 3 + lldb/lit/tools/lldb-mi/data/data-info-line.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-continue.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-finish.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-interrupt.test | 3 + .../tools/lldb-mi/exec/exec-next-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-next.test | 3 + .../tools/lldb-mi/exec/exec-step-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-step.test | 3 + .../test/api/multithreaded/driver.cpp.template | 1 + lldb/packages/Python/lldbsuite/test/dotest.py | 27 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 8 +- .../test/macosx/nslog/TestDarwinNSLogOutput.py | 2 +- .../lldbsuite/test/tools/lldb-vscode/vscode.py | 8 +- lldb/source/Core/Debugger.cpp | 29 +- lldb/source/Core/FormatEntity.cpp | 4 +- lldb/source/Core/ModuleList.cpp | 5 + lldb/source/Plugins/SymbolFile/DWARF/DIERef.h | 4 - .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 70 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 7 +- lldb/tools/lldb-test/lldb-test.cpp | 1 + llvm/include/llvm/ADT/STLExtras.h | 27 + llvm/include/llvm/Analysis/MemorySSAUpdater.h | 8 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 23 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 14 + llvm/include/llvm/CodeGen/AsmPrinter.h | 2 + llvm/include/llvm/CodeGen/LiveInterval.h | 38 + llvm/include/llvm/CodeGen/MIRYamlMapping.h | 18 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 19 + llvm/include/llvm/IR/Instructions.h | 14 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 20 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 6 +- llvm/include/llvm/IR/RemarkStreamer.h | 12 +- llvm/include/llvm/LTO/Config.h | 3 + llvm/include/llvm/LTO/LTO.h | 5 +- llvm/include/llvm/Support/AMDHSAKernelDescriptor.h | 1 + .../Vectorize/LoopVectorizationLegality.h | 16 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 30 +- llvm/lib/Analysis/ScalarEvolution.cpp | 44 +- llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 4 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 10 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 13 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 92 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 4 +- llvm/lib/CodeGen/HardwareLoops.cpp | 16 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 9 + llvm/lib/CodeGen/MIRPrinter.cpp | 5 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 4 +- llvm/lib/CodeGen/MachineVerifier.cpp | 29 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 22 +- llvm/lib/CodeGen/SafeStack.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 66 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 + llvm/lib/IR/RemarkStreamer.cpp | 37 +- llvm/lib/LTO/LTO.cpp | 6 +- llvm/lib/LTO/LTOBackend.cpp | 8 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 10 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 3 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 160 ++- llvm/lib/Target/AMDGPU/AMDGPU.h | 11 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 16 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 190 ++- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 70 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 336 +++++ llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 66 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDKernelCodeT.h | 8 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 32 + llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 4 + llvm/lib/Target/AMDGPU/SIDefines.h | 7 - llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 2 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 4 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 39 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 7 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 7 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp | 23 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.h | 4 + llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h | 1 + llvm/lib/Target/ARM/ARM.h | 5 - llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp | 146 ++ llvm/lib/Target/ARM/ARMBasicBlockInfo.h | 48 + llvm/lib/Target/ARM/ARMComputeBlockSize.cpp | 80 -- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 158 +-- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 4 - llvm/lib/Target/ARM/CMakeLists.txt | 2 +- llvm/lib/Target/PowerPC/PPCCallingConv.cpp | 54 + llvm/lib/Target/PowerPC/PPCCallingConv.td | 7 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 119 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 17 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 12 + llvm/lib/Target/PowerPC/PPCInstrSPE.td | 12 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 1 + llvm/lib/Target/X86/X86ISelLowering.cpp | 102 +- llvm/lib/Target/X86/X86InstrFoldTables.cpp | 6 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 35 + llvm/lib/Target/X86/X86TargetTransformInfo.h | 2 + .../Transforms/InstCombine/InstCombineCalls.cpp | 24 + llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 9 +- llvm/lib/Transforms/Scalar/GVN.cpp | 3 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 103 +- .../Scalar/InductiveRangeCheckElimination.cpp | 5 +- llvm/lib/Transforms/Scalar/InferAddressSpaces.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 3 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 7 +- llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 2 +- llvm/lib/Transforms/Utils/LoopUnrollRuntime.cpp | 9 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 41 +- .../Vectorize/LoopVectorizationLegality.cpp | 32 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 15 +- llvm/test/Analysis/CostModel/ARM/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/PowerPC/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/RISCV/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/X86/lit.local.cfg | 1 - .../Analysis/MemorySSA/loop-rotate-inv-template.ll | 27 + llvm/test/Analysis/MemorySSA/update_unroll.ll | 51 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 6 +- .../AArch64/GlobalISel/arm64-regbankselect.mir | 2 +- .../CodeGen/AArch64/GlobalISel/call-translator.ll | 2 +- .../GlobalISel/fp128-legalize-crash-pr35690.mir | 2 +- .../GlobalISel/legalizer-info-validation.mir | 2 +- .../CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir | 291 ++++ .../prelegalizercombiner-extending-loads.mir | 2 + .../AArch64/GlobalISel/select-gv-cmodel-large.mir | 2 +- .../AArch64/GlobalISel/select-gv-cmodel-tiny.mir | 2 +- .../CodeGen/AArch64/aarch64-mov-debug-locs.mir | 12 +- .../CodeGen/AArch64/branch-target-enforcment.mir | 4 +- llvm/test/CodeGen/AArch64/cfi_restore.mir | 4 +- .../dont-shrink-wrap-stack-mayloadorstore.mir | 4 +- llvm/test/CodeGen/AArch64/max-jump-table.ll | 48 +- llvm/test/CodeGen/AArch64/min-jump-table.ll | 30 +- .../CodeGen/AArch64/reverse-csr-restore-seq.mir | 2 +- .../CodeGen/AArch64/spill-stack-realignment.mir | 4 +- llvm/test/CodeGen/AArch64/stack-id-pei-alloc.mir | 20 +- .../AArch64/stack-id-stackslot-scavenging.mir | 2 +- llvm/test/CodeGen/AArch64/win64-jumptable.ll | 52 +- llvm/test/CodeGen/AArch64/wineh-frame5.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame6.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame8.mir | 4 +- llvm/test/CodeGen/AArch64/wineh1.mir | 20 +- llvm/test/CodeGen/AArch64/wineh2.mir | 30 +- llvm/test/CodeGen/AArch64/wineh3.mir | 28 +- llvm/test/CodeGen/AArch64/wineh4.mir | 28 +- llvm/test/CodeGen/AArch64/wineh5.mir | 20 +- llvm/test/CodeGen/AArch64/wineh6.mir | 18 +- llvm/test/CodeGen/AArch64/wineh7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh8.mir | 28 +- llvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 59 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 309 +++++ .../irtranslator-readnone-intrinsic-callsite.ll | 21 + .../regbankselect-amdgcn-s-buffer-load.mir | 20 +- .../CodeGen/AMDGPU/constant-fold-mi-operands.ll | 4 +- .../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 14 +- .../CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll | 14 + .../CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll | 84 ++ ...galizer-multiple-mem-operands-nontemporal-1.mir | 6 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 6 +- .../propagate-attributes-bitcast-function.ll | 23 + .../CodeGen/AMDGPU/propagate-attributes-clone.ll | 87 ++ .../AMDGPU/propagate-attributes-single-set.ll | 72 + llvm/test/CodeGen/AMDGPU/s_addk_i32.ll | 7 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 94 +- llvm/test/CodeGen/AMDGPU/s_mulk_i32.ll | 4 +- llvm/test/CodeGen/AMDGPU/salu-to-valu.ll | 30 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 2 +- .../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 14 +- llvm/test/CodeGen/AMDGPU/sopk-compares.ll | 4 +- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 4 +- llvm/test/CodeGen/AMDGPU/sub.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/subvector-test.mir | 37 + .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- llvm/test/CodeGen/ARC/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/cmpxchg-idioms.ll | 4 +- llvm/test/CodeGen/ARM/constant-island-movwt.mir | 20 +- llvm/test/CodeGen/ARM/fp16-litpool-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir | 4 +- llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir | 2 +- llvm/test/CodeGen/ARM/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/misched-fusion-aes.ll | 17 +- .../CodeGen/ARM/register-scavenger-exceptions.mir | 6 +- llvm/test/CodeGen/ARM/vector-spilling.ll | 4 +- llvm/test/CodeGen/AVR/lit.local.cfg | 1 - llvm/test/CodeGen/Generic/lit.local.cfg | 1 - llvm/test/CodeGen/Hexagon/lit.local.cfg | 1 - .../CodeGen/Hexagon/loop-idiom/memmove-rt-check.ll | 2 +- llvm/test/CodeGen/Lanai/lit.local.cfg | 1 - .../CodeGen/MIR/AArch64/mirCanonCopyCopyProp.mir | 14 +- .../CodeGen/MIR/AArch64/mirCanonIdempotent.mir | 14 +- .../MIR/AArch64/stack-object-local-offset.mir | 2 +- llvm/test/CodeGen/MIR/AMDGPU/stack-id.mir | 20 +- llvm/test/CodeGen/MIR/Generic/lit.local.cfg | 1 - .../CodeGen/MIR/X86/branch-folder-with-label.mir | 8 +- llvm/test/CodeGen/MIR/X86/diexpr-win32.mir | 10 +- llvm/test/CodeGen/MIR/X86/fixed-stack-di.mir | 2 +- llvm/test/CodeGen/MIR/X86/fixed-stack-objects.mir | 2 +- .../MIR/X86/spill-slot-fixed-stack-objects.mir | 2 +- llvm/test/CodeGen/MIR/X86/stack-objects.mir | 6 +- .../MIR/X86/variable-sized-stack-objects.mir | 4 +- llvm/test/CodeGen/MSP430/lit.local.cfg | 1 - .../GlobalISel/instruction-select/pointers.mir | 2 +- .../GlobalISel/instruction-select/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/mul.mir | 8 +- .../CodeGen/Mips/GlobalISel/legalizer/pointers.mir | 2 +- .../Mips/GlobalISel/legalizer/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/sub.mir | 8 +- .../Mips/GlobalISel/regbankselect/pointers.mir | 2 +- .../Mips/GlobalISel/regbankselect/stack_args.mir | 2 +- llvm/test/CodeGen/Mips/lit.local.cfg | 1 - llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +- .../CodeGen/Mips/micromips-short-delay-slot.mir | 2 +- .../micromips-sizereduction/micromips-lwp-swp.mir | 24 +- .../micromips-sizereduction/micromips-movep.mir | 4 +- .../micromips-no-lwp-swp.mir | 16 +- .../PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir | 6 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 10 +- llvm/test/CodeGen/PowerPC/lit.local.cfg | 1 - llvm/test/CodeGen/PowerPC/setcr_bc.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc2.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc3.mir | 2 +- llvm/test/CodeGen/PowerPC/spe.ll | 8 +- llvm/test/CodeGen/RISCV/split-offsets.ll | 126 ++ llvm/test/CodeGen/SPARC/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/debuginstr-02.mir | 2 +- llvm/test/CodeGen/SystemZ/int-add-08.ll | 10 +- llvm/test/CodeGen/SystemZ/int-sub-05.ll | 10 +- llvm/test/CodeGen/SystemZ/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/subregliveness-06.mir | 4 +- llvm/test/CodeGen/Thumb/PR36658.mir | 4 +- llvm/test/CodeGen/Thumb/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/high-reg-spill.mir | 2 +- llvm/test/CodeGen/Thumb2/ifcvt-cbz.mir | 12 +- llvm/test/CodeGen/Thumb2/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/peephole-cmp.mir | 2 +- llvm/test/CodeGen/WinEH/lit.local.cfg | 1 - llvm/test/CodeGen/X86/GC/lit.local.cfg | 1 - .../X86/GlobalISel/x32-select-frameIndex.mir | 2 +- .../X86/GlobalISel/x86-legalize-inttoptr.mir | 2 +- .../X86/GlobalISel/x86-legalize-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-legalize-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-legalize-urem.mir | 12 +- .../X86/GlobalISel/x86-select-frameIndex.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-inttoptr.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-select-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-udiv.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-urem.mir | 12 +- .../X86/GlobalISel/x86_64-select-frameIndex.mir | 2 +- llvm/test/CodeGen/X86/PR37310.mir | 4 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 4 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 48 +- llvm/test/CodeGen/X86/lit.local.cfg | 1 - .../CodeGen/X86/merge-consecutive-stores-nt.ll | 268 +++- llvm/test/CodeGen/X86/movtopush.mir | 6 +- llvm/test/CodeGen/X86/nontemporal-2.ll | 12 +- llvm/test/CodeGen/X86/nontemporal-3.ll | 1189 +++++++++++------ llvm/test/CodeGen/X86/nontemporal-loads-2.ll | 1395 ++++++++++++++++++++ ...ower-of-two-or-zero-when-comparing-with-zero.ll | 256 ++++ llvm/test/CodeGen/X86/pr30821.mir | 6 +- llvm/test/CodeGen/X86/prologepilog_deref_size.mir | 2 +- llvm/test/CodeGen/X86/regalloc-copy-hints.mir | 2 +- llvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir | 4 +- .../CodeGen/X86/win_coreclr_chkstk_liveins.mir | 2 +- llvm/test/CodeGen/XCore/lit.local.cfg | 1 - llvm/test/DebugInfo/AArch64/asan-stack-vars.mir | 60 +- .../AArch64/compiler-gen-bbs-livedebugvalues.mir | 6 +- llvm/test/DebugInfo/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/ARM/cfi-eof-prologue.mir | 8 +- llvm/test/DebugInfo/ARM/lit.local.cfg | 1 - llvm/test/DebugInfo/Generic/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/ARM/lit.local.cfg | 1 - .../MIR/ARM/live-debug-values-reg-copy.mir | 8 +- llvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir | 6 +- llvm/test/DebugInfo/MIR/Mips/lit.local.cfg | 1 - .../MIR/Mips/live-debug-values-reg-copy.mir | 8 +- .../DebugInfo/MIR/X86/dbg-stack-value-range.mir | 4 +- llvm/test/DebugInfo/MIR/X86/debug-loc-0.mir | 2 +- llvm/test/DebugInfo/MIR/X86/kill-after-spill.mir | 16 +- .../MIR/X86/live-debug-values-reg-copy.mir | 6 +- .../MIR/X86/live-debug-values-restore.mir | 14 +- llvm/test/DebugInfo/MIR/lit.local.cfg | 1 - llvm/test/DebugInfo/SystemZ/lit.local.cfg | 1 - llvm/test/DebugInfo/X86/debug-loc-asan.mir | 22 +- llvm/test/DebugInfo/X86/debug-loc-offset.mir | 14 +- llvm/test/DebugInfo/X86/dw_op_minus.mir | 4 +- llvm/test/DebugInfo/X86/live-debug-vars-dse.mir | 2 +- llvm/test/DebugInfo/X86/pr19307.mir | 10 +- llvm/test/DebugInfo/X86/prolog-params.mir | 8 +- .../test/ExecutionEngine/JITLink/X86/lit.local.cfg | 1 - .../RuntimeDyld/AArch64/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/ARM/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/Mips/lit.local.cfg | 1 - .../RuntimeDyld/PowerPC/lit.local.cfg | 1 - .../RuntimeDyld/SystemZ/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/X86/lit.local.cfg | 1 - .../AddressSanitizer/X86/lit.local.cfg | 1 - .../InstrProfiling/X86/lit.local.cfg | 1 - llvm/test/JitListener/lit.local.cfg | 1 - llvm/test/MC/AMDGPU/hsa-diag-v3.s | 41 + llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 223 ++++ llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} | 22 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 65 + llvm/test/MC/AMDGPU/hsa.s | 4 +- llvm/test/MC/AMDGPU/hsa_isa_version_attrs.s | 2 + llvm/test/MC/ARM/AlignedBundling/lit.local.cfg | 1 - llvm/test/MC/ARM/lit.local.cfg | 1 - llvm/test/MC/AVR/lit.local.cfg | 1 - llvm/test/MC/AsmParser/lit.local.cfg | 1 - llvm/test/MC/BPF/lit.local.cfg | 1 - llvm/test/MC/COFF/ARM/lit.local.cfg | 1 - llvm/test/MC/COFF/cv-loc-unreachable-2.s | 2 +- llvm/test/MC/COFF/cv-loc-unreachable.s | 2 +- llvm/test/MC/COFF/lit.local.cfg | 1 - llvm/test/MC/Disassembler/AArch64/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARM/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Lanai/lit.local.cfg | 1 - llvm/test/MC/Disassembler/MSP430/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Mips/lit.local.cfg | 1 - llvm/test/MC/Disassembler/PowerPC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/RISCV/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Sparc/lit.local.cfg | 1 - llvm/test/MC/Disassembler/SystemZ/lit.local.cfg | 1 - .../test/MC/Disassembler/WebAssembly/lit.local.cfg | 1 - llvm/test/MC/Disassembler/X86/lit.local.cfg | 1 - llvm/test/MC/ELF/lit.local.cfg | 1 - llvm/test/MC/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Lanai/lit.local.cfg | 1 - llvm/test/MC/MSP430/lit.local.cfg | 1 - llvm/test/MC/MachO/AArch64/lit.local.cfg | 1 - llvm/test/MC/MachO/ARM/lit.local.cfg | 1 - llvm/test/MC/MachO/lit.local.cfg | 1 - llvm/test/MC/Mips/lit.local.cfg | 1 - llvm/test/MC/RISCV/lit.local.cfg | 1 - llvm/test/MC/Sparc/lit.local.cfg | 1 - llvm/test/MC/X86/AlignedBundling/lit.local.cfg | 1 - llvm/test/MachineVerifier/test_g_intrinsic.mir | 38 + .../test_g_intrinsic_w_side_effects.mir | 35 + llvm/test/Object/X86/lit.local.cfg | 1 - llvm/test/ObjectYAML/MachO/virtual_section.yaml | 226 ++++ llvm/test/Other/X86/lit.local.cfg | 1 - .../test/ThinLTO/X86/diagnostic-handler-remarks.ll | 1 + llvm/test/ThinLTO/X86/lit.local.cfg | 1 - .../Transforms/ArgumentPromotion/X86/lit.local.cfg | 1 - .../Transforms/AtomicExpand/AArch64/lit.local.cfg | 1 - .../test/Transforms/AtomicExpand/ARM/lit.local.cfg | 1 - .../Transforms/CodeExtractor/X86/lit.local.cfg | 1 - .../CodeGenPrepare/AArch64/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/AMDGPU/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/ARM/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/X86/lit.local.cfg | 1 - .../ConstantHoisting/PowerPC/lit.local.cfg | 1 - .../Transforms/ConstantHoisting/X86/lit.local.cfg | 1 - .../Transforms/DivRemPairs/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/DivRemPairs/X86/lit.local.cfg | 1 - llvm/test/Transforms/EarlyCSE/commute.ll | 16 + .../test/Transforms/ExpandMemCmp/X86/lit.local.cfg | 1 - .../Transforms/GlobalOpt/PowerPC/lit.local.cfg | 1 - .../Transforms/HardwareLoops/ARM/lit.local.cfg | 1 - .../test/Transforms/HardwareLoops/ARM/structure.ll | 76 ++ .../HardwareLoops/unconditional-latch.ll | 46 + .../test/Transforms/HotColdSplit/X86/lit.local.cfg | 1 - .../IndVarSimplify/2011-10-27-lftrnull.ll | 4 +- .../IndVarSimplify/2011-11-01-lftrptr.ll | 10 +- .../Transforms/IndVarSimplify/exit_value_tests.ll | 41 +- .../Transforms/IndVarSimplify/lftr-dead-ivs.ll | 8 +- llvm/test/Transforms/IndVarSimplify/lftr.ll | 33 +- llvm/test/Transforms/IndVarSimplify/pr39673.ll | 4 +- .../Transforms/InferAddressSpaces/AMDGPU/icmp.ll | 26 +- .../AMDGPU/infer-addrspacecast.ll | 4 +- .../InferAddressSpaces/AMDGPU/intrinsics.ll | 20 +- .../InferAddressSpaces/AMDGPU/lit.local.cfg | 1 - .../InferAddressSpaces/AMDGPU/no-flat-addrspace.ll | 13 + .../AMDGPU/redundant-addrspacecast.ll | 27 + .../Transforms/InferAddressSpaces/AMDGPU/select.ll | 18 +- .../InferAddressSpaces/AMDGPU/volatile.ll | 9 +- llvm/test/Transforms/Inline/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/Inline/X86/lit.local.cfg | 1 - .../InstCombine/AMDGPU/amdgcn-intrinsics.ll | 163 ++- .../Transforms/InstCombine/PowerPC/lit.local.cfg | 1 - .../LoadStoreVectorizer/AMDGPU/lit.local.cfg | 1 - .../LoadStoreVectorizer/NVPTX/lit.local.cfg | 1 - .../LoadStoreVectorizer/X86/lit.local.cfg | 1 - .../test/Transforms/LoopIdiom/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopIdiom/X86/lit.local.cfg | 1 - .../LoopIdiom/X86/unordered-atomic-memcpy.ll | 8 +- llvm/test/Transforms/LoopIdiom/basic.ll | 12 +- .../LoopIdiom/memcpy-debugify-remarks.ll | 2 +- llvm/test/Transforms/LoopReroll/basic.ll | 2 +- llvm/test/Transforms/LoopReroll/complex_reroll.ll | 2 +- llvm/test/Transforms/LoopReroll/nonconst_lb.ll | 4 +- llvm/test/Transforms/LoopReroll/ptrindvar.ll | 2 +- .../LoopStrengthReduce/2011-10-06-ReusePhi.ll | 4 +- .../LoopStrengthReduce/AMDGPU/lit.local.cfg | 1 - .../LoopStrengthReduce/ARM/lit.local.cfg | 1 - .../LoopStrengthReduce/X86/lit.local.cfg | 1 - .../LoopStrengthReduce/post-inc-icmpzero.ll | 2 +- .../Transforms/LoopUnroll/AArch64/lit.local.cfg | 1 - .../Transforms/LoopUnroll/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/ARM/lit.local.cfg | 1 - .../Transforms/LoopUnroll/Hexagon/lit.local.cfg | 1 - .../Transforms/LoopUnroll/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/AArch64/lit.local.cfg | 1 - .../Transforms/LoopVectorize/ARM/lit.local.cfg | 1 - .../Transforms/LoopVectorize/PowerPC/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/nontemporal.ll | 112 ++ .../X86/x86_fp80-interleaved-access.ll | 29 + llvm/test/Transforms/LoopVectorize/nontemporal.ll | 10 +- llvm/test/Transforms/PGOProfile/X86/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/AMDGPU/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/SystemZ/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/X86/lit.local.cfg | 1 - .../Transforms/SafeStack/AArch64/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/ARM/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/X86/lit.local.cfg | 1 - .../AMDGPU/lit.local.cfg | 1 - .../SeparateConstOffsetFromGEP/NVPTX/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/SPARC/lit.local.cfg | 1 - llvm/test/Transforms/SimplifyCFG/X86/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/sink-common-code.ll | 44 + llvm/test/Transforms/SimplifyCFG/switch-profmd.ll | 35 + .../Transforms/StackProtector/X86/lit.local.cfg | 1 - .../ThinLTOBitcodeWriter/x86/lit.local.cfg | 1 - .../intrinsic-arg-overloading-struct-ret.ll | 79 ++ llvm/test/tools/dsymutil/ARM/lit.local.cfg | 1 - llvm/test/tools/gold/X86/opt-remarks.ll | 2 + llvm/test/tools/llvm-lib/lit.local.cfg | 1 - llvm/test/tools/llvm-lto2/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mc/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/SystemZ/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/lit.local.cfg | 1 - .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 + llvm/test/tools/llvm-objdump/Mips/lit.local.cfg | 1 - .../tools/llvm-objdump/PowerPC/branch-offset.s | 4 +- .../tools/llvm-objdump/X86/print-symbol-addr.s | 35 +- llvm/test/tools/llvm-readobj/AArch64/lit.local.cfg | 1 - llvm/test/tools/llvm-readobj/ARM/lit.local.cfg | 1 - llvm/tools/gold/gold-plugin.cpp | 4 + llvm/tools/llc/llc.cpp | 8 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 6 + llvm/tools/llvm-objcopy/CopyConfig.cpp | 3 + llvm/tools/llvm-objdump/llvm-objdump.cpp | 13 +- llvm/tools/opt/opt.cpp | 8 +- llvm/tools/yaml2obj/yaml2macho.cpp | 18 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 8 - llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 8 +- .../gn/secondary/compiler-rt/lib/hwasan/BUILD.gn | 2 + llvm/utils/gn/secondary/compiler-rt/test/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 2 +- polly/lib/Transform/ScopInliner.cpp | 1 + .../CodeGen/partial_write_in_region_with_loop.ll | 2 +- .../Isl/CodeGen/scev_expansion_in_nonaffine.ll | 4 +- 551 files changed, 10772 insertions(+), 2693 deletions(-) rename clang/{include/clang/Basic => lib/Sema}/OpenCLBuiltins.td (100%) create mode 100644 clang/test/CodeGenCXX/debug-info-var-template-partial-spec.cpp create mode 100644 clang/test/CodeGenCXX/designated-init.cpp create mode 100644 compiler-rt/lib/scudo/standalone/allocator_config.h create mode 100644 compiler-rt/lib/scudo/standalone/combined.h create mode 100644 compiler-rt/lib/scudo/standalone/tests/combined_test.cc create mode 100644 compiler-rt/test/gwp_asan/double_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/double_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/double_free.cpp delete mode 100644 compiler-rt/test/gwp_asan/dummy_test.cc create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_underflow.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_left.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_right.cpp create mode 100644 compiler-rt/test/gwp_asan/page_size.h create mode 100644 compiler-rt/test/gwp_asan/realloc.cpp create mode 100644 compiler-rt/test/gwp_asan/repeated_alloc.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_free.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPropagateAttributes.cpp create mode 100644 llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp delete mode 100644 llvm/lib/Target/ARM/ARMComputeBlockSize.cpp create mode 100644 llvm/test/Analysis/MemorySSA/loop-rotate-inv-template.ll create mode 100644 llvm/test/Analysis/MemorySSA/update_unroll.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-readnone-intri [...] create mode 100644 llvm/test/CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-bitcast-function.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-clone.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-single-set.ll create mode 100644 llvm/test/CodeGen/AMDGPU/subvector-test.mir create mode 100644 llvm/test/CodeGen/RISCV/split-offsets.ll create mode 100644 llvm/test/CodeGen/X86/nontemporal-loads-2.ll create mode 100644 llvm/test/CodeGen/X86/omit-urem-of-power-of-two-or-zero-when-co [...] create mode 100644 llvm/test/MC/AMDGPU/hsa-gfx10-v3.s copy llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} (91%) create mode 100644 llvm/test/MC/AMDGPU/hsa-wave-size.s create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic.mir create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir create mode 100644 llvm/test/ObjectYAML/MachO/virtual_section.yaml create mode 100644 llvm/test/Transforms/HardwareLoops/unconditional-latch.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/no-flat-addrspace.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/redundant-addrsp [...] create mode 100644 llvm/test/Transforms/LoopVectorize/X86/nontemporal.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/x86_fp80-interleaved-access.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switch-profmd.ll create mode 100644 llvm/test/Verifier/intrinsic-arg-overloading-struct-ret.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig updated (7aa823a959e1 -> 6500aa436df4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/linux. from 7aa823a959e1 Linux 4.19.51 adds c09be31461ed tcp: limit payload size of sacked skbs adds ec83921899a5 tcp: tcp_fragment() should apply sane memory limits adds 7f9f8a37e563 tcp: add tcp_min_snd_mss sysctl adds 59222807fcc9 tcp: enforce tcp_min_snd_mss in tcp_mtu_probing() adds 6500aa436df4 Linux 4.19.52 No new revisions were added by this update. Summary of changes: Documentation/networking/ip-sysctl.txt | 8 ++++++++ Makefile | 2 +- include/linux/tcp.h | 4 ++++ include/net/netns/ipv4.h | 1 + include/net/tcp.h | 2 ++ include/uapi/linux/snmp.h | 1 + net/ipv4/proc.c | 1 + net/ipv4/sysctl_net_ipv4.c | 11 +++++++++++ net/ipv4/tcp.c | 1 + net/ipv4/tcp_input.c | 26 ++++++++++++++++++++------ net/ipv4/tcp_ipv4.c | 1 + net/ipv4/tcp_output.c | 10 +++++++--- net/ipv4/tcp_timer.c | 1 + 13 files changed, 59 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig updated (9f2f1270096 -> ca42687d62a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/llvm-project. from 9f2f1270096 [X86] Add TB_NO_REVERSE to some folding table entries where [...] adds 13de174b4c4 [llvm-objcopy] Add elf32-sparc and elf32-sparcel target adds 4f157320676 [yaml2obj][MachO] Don't fill dummy data for virtual sections adds 1d1cf30b738 PowerPC: Optimize SPE double parameter calling setup adds ee62c40eae9 [SimplifyCFG] Fix prof branch_weights MD while removing unr [...] adds a71ce4f1e8e DWARF: Avoid storing DIERefs in long-lived containers adds a9e5d2f35dd Re-commit r357452 (take 3): "SimplifyCFG SinkCommonCodeFrom [...] adds 966f4e874e0 [ARM] Extract some code from ARMConstantIslandPass adds f7c0b3aeb22 [ARM] Add ARMBasicBlockInfo.cpp adds a059efa885f [ARM] Remove ARMComputeBlockSize adds 5d6ee76c163 Describe stack-id as an enum adds 89d6905c595 [ARM] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...] adds 4bde5d3c081 [ARM] Fix another -Wunused-variable in -DLLVM_ENABLE_ASSERT [...] adds 43cf5ae48a0 [lldb] [test] Skip watchpoint tests on NetBSD if userdbregs [...] adds 25a043e78a9 [NFC][Codegen] Standalone tests for icmp eq/ne (urem %x, C) [...] adds ac14f7b10cf [lit] Delete empty lines at the end of lit.local.cfg NFC adds 46f9cbe28d4 [llvm-objdump] Use %08 instead of %016 to print leading add [...] adds 60d6fb2a634 [SCEV] Use NoWrapFlags when expanding a simple mul adds 9d81915fcaa Recommit [OpenCL] Move OpenCLBuiltins.td and remove unused include adds ef78e55205e [SelectionDAG] Fold insert_subvector(undef, extract_subvect [...] adds 5401c2db6ee Fix clang -Wcovered-switch-default after stack-id change by D60137 adds 2e46312ffd1 [DAGCombiner] [CodeGenPrepare] More comprehensive GEP splitting adds d5323f6a707 [libunwind][AArch64] Fix libunwind::Registers_arm64::jumpto adds 74ac20158a0 Test forward references in IntrinsicEmitter on Neon LD(2|3|4) adds 83773b77a5a [LV] Deny irregular types in interleavedAccessCanBeWidened adds 37b75336823 Promote -fdebug-compilation-dir from a cc1 flag to clang an [...] adds d2aab283e25 gn build: Merge r363530 adds 582f2692945 AsmPrinter: add doc-string for EmitLinkage adds d3d2edf901d [lldb] [test] Watchpoint tests can be always run as root on NetBSD adds f1e2827170b [X86][SSE] Avoid unnecessary stack codegen in NT store code [...] adds e40f879eb2c [HIP] Add the interface deriving the stub name of device kernels. adds d53027697ca [clangd] Detect C++ for extension-less source files in vsco [...] adds 7dc917603be [clangd] Bump vscode-clangd v0.0.15. adds 1bd3d00e7e5 [CodeGen] Check for HardwareLoop Latch ExitBlock adds 2dda1ff0380 Fix a '>= 0' test on unsigned that I inadvertantly introduc [...] adds e683eba0ed3 AMDGPU: Cleanup custom PseudoSourceValue definitions adds 29e792659b6 AMDGPU/GlobalISel: Fix default mapping for non-register operands adds f3b64d80bcc AMDGPU: Mark exp/exp.compr as inaccessiblememonly adds b10f0978334 AMDGPU: Ignore subtarget for InferAddressSpaces adds 1df203d78e4 InferAddressSpaces: Fix cloning original addrspacecast adds 3c9391aad9e [clang][CodeGen] Remove std::move on temporary adds 454e6b9010f [X86][SSE] Prevent misaligned non-temporal vector load/stor [...] adds 1c91e63897d [X86][SSE] Add tests for underaligned nt loads adds 15b7f5b72d2 PHINode: introduce setIncomingValueForBlock() function, and [...] adds 8c82c41262f [lldb] [test] Extend D55859 symbols.enable-external-lookup= [...] adds b5ce4e5ea3e [clangd] Perform merge for main file symbols. adds e4eadf174cb [scudo][standalone] Introduce the combined allocator adds 12cb792d7f4 [X86] combineLoad - begun making the load split code more g [...] adds 77bc3b65424 [ScopInliner] Register FunctionAnalysisManagerModuleProxy. adds 34667519dc1 [Remarks] Extend -fsave-optimization-record to specify the format adds 1f50697abc7 Various improvements to Clang MSVC Visualizer adds a8dcd476887 Update the meeting page with papers/issues that are ready f [...] adds 8b1c53b5281 AMDGPU/GlobalISel: Implement select for G_ICMP and G_SELECT adds 5d00c3060e1 [AMDGPU] gfx1010 wave32 metadata adds fee1949b358 AMDGPU/GlobalISel: Account for multiple defs when finding i [...] adds a7f09f3c9e6 GlobalISel: Verify intrinsics adds 3e140066bce GlobalISel: Ignore callsite attributes when picking intrinsic type adds 6452bdd29b5 [LV] Suppress vectorization in some nontemporal cases adds bb9adfdb4e8 [X86][AVX] Split under-aligned vector nt-stores. adds 0cbf37af1e9 gn build: Merge r363541 adds 21184ec5c48 [GWP-ASan] Integration with Scudo [5]. adds b8e8b1769ff [clang][AST] Remove unnecessary 'const'. adds ad04e7ad426 [AMDGPU] Pass to propagate ABI attributes from kernels to t [...] adds 6d741f29ec8 AMDGPU: Fold readlane/readfirstlane calls adds a9191c8492a [AMDGPU] gfx1010 wavefrontsize intrinsic folding adds 2e550cabead Add tests for LWG 3206. NFC adds 05f77803f45 [MemorySSA] Add all MemoryPhis before filling their values. adds 5d942d5a95c AMDGPU: Make getreg intrinsic inaccessiblememonly adds 835999e48aa [X86][SSE] Scalarize under-aligned XMM vector nt-stores (PR42026) adds bf3c59f79bc LiveInterval.h: add LiveRange::findIndexesLiveAt function - [...] adds 546006b64ea Update status of issue 3209 adds f3f968adcd5 [X86] Add TB_NO_REVERSE to some memory folding table entrie [...] adds 49537bbf74a [GlobalISel][AArch64] Fold G_SUB into G_ICMP when it's safe [...] adds 7a0098aa6e3 [MemorySSA] Don't use template when the clone is a simplifi [...] adds daa1ae61429 [EarlyCSE] Fix hashing of self-compares adds 88afd753008 [test] Add wrap flags after D61934. adds 8af7198c6ca AMDGPU: Explicitly define a triple for some tests adds 58c75565f31 Reduced test case for pr42279 in advance of the relevant re [...] adds ae4fcb97dde AMDGPU/GFX10: Don't generate s_code_end padding in the asm-printer adds be8c669af05 [libc++] Update ABI list for ABI v2 adds 79bc188dc24 Attempt to fix GWP-ASan build failure on sanitizer-android. [...] adds 15722626e32 [NFC] Assign a couple of LWG issues to myself adds 4f3b7364a45 PR42205: DebugInfio: Do not attempt to emit debug info meta [...] adds f9626f27c8e Add color to the default thread and frame format. adds cf73dc75da5 gn build: Merge r363584. adds 72adaf3ec85 gn build: Merge r363483. adds 2d26cf37d77 llgdb.py: Make sure to clean up the debugger on exit. adds abccb1ad896 Clang :: Sema/wchar.c has long been failing on Solaris: adds fe8bd96ebd6 Fix a bug w/inbounds invalidation in LFTR (recommit) adds 31382782873 [AMDGPU] Propagate function attributes thru bitcasts adds 17bd226b6a1 Stop counting pops in tsan/check_analyze.sh. adds 184c8ee9208 [globalisel] Fix iterator invalidation in the extload combines adds 496f77f3d39 Add convenience utility for replacing a range within a cont [...] adds 44475363e84 Teach getSCEVAtScope how to handle loop phis w/invariant op [...] adds 5745febe277 Rewrite ConstStructBuilder with a mechanism that can cope w [...] new 689509edab4 [test][AArch64] Relax the check line for G_BRJT in legalize [...] new 94bc88ebf4b Fix crash when checking a dependently-typed reference that [...] new ca42687d62a [AMDGPU] gfx1010 subvector test. NFC. The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clangd/clients/clangd-vscode/package.json | 6 +- clang-tools-extra/clangd/index/FileIndex.cpp | 2 +- .../clangd/unittests/FileIndexTests.cpp | 22 + clang/docs/UsersManual.rst | 18 +- clang/include/clang/AST/Expr.h | 2 +- clang/include/clang/Basic/CMakeLists.txt | 6 - clang/include/clang/Basic/CodeGenOptions.h | 3 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Driver/CC1Options.td | 4 +- clang/include/clang/Driver/Options.td | 13 +- clang/lib/AST/Decl.cpp | 2 +- clang/lib/Basic/Targets/OSTargets.h | 6 +- clang/lib/CodeGen/BackendUtil.cpp | 1 + clang/lib/CodeGen/CGCUDANV.cpp | 26 +- clang/lib/CodeGen/CGCUDARuntime.h | 5 + clang/lib/CodeGen/CGDebugInfo.cpp | 3 + clang/lib/CodeGen/CGExprConstant.cpp | 1131 +++++++++------- clang/lib/CodeGen/CodeGenAction.cpp | 5 + clang/lib/CodeGen/CodeGenModule.cpp | 10 +- clang/lib/Driver/ToolChains/Clang.cpp | 17 +- clang/lib/Driver/ToolChains/Darwin.cpp | 9 + clang/lib/Frontend/CompilerInvocation.cpp | 5 + clang/lib/Sema/CMakeLists.txt | 8 + .../clang/Basic => lib/Sema}/OpenCLBuiltins.td | 0 clang/lib/Sema/SemaLookup.cpp | 2 +- clang/test/CodeGen/opt-record-MIR.c | 2 + clang/test/CodeGen/opt-record.c | 5 + .../debug-info-var-template-partial-spec.cpp | 13 + clang/test/CodeGenCXX/designated-init.cpp | 66 + clang/test/CodeGenCXX/nrvo.cpp | 1 - clang/test/CodeGenCXX/stack-reuse-exceptions.cpp | 2 +- clang/test/CodeGenObjC/exceptions.m | 2 +- clang/test/Driver/cl-options.c | 1 + clang/test/Driver/clang_f_opts.c | 6 +- clang/test/Driver/darwin-ld.c | 4 + clang/test/Driver/opt-record.c | 8 + clang/test/Preprocessor/wchar_t.c | 7 +- clang/test/Sema/format-strings.c | 6 +- clang/test/Sema/wchar.c | 6 +- clang/test/SemaTemplate/dependent-expr.cpp | 8 + clang/utils/ClangVisualizers/clang.natvis | 181 ++- compiler-rt/lib/gwp_asan/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/CMakeLists.txt | 9 + compiler-rt/lib/scudo/scudo_allocator.cpp | 47 + compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 + .../lib/scudo/standalone/allocator_config.h | 80 ++ compiler-rt/lib/scudo/standalone/combined.h | 550 ++++++++ .../lib/scudo/standalone/tests/CMakeLists.txt | 1 + .../lib/scudo/standalone/tests/combined_test.cc | 237 ++++ compiler-rt/lib/tsan/check_analyze.sh | 2 - compiler-rt/test/gwp_asan/CMakeLists.txt | 3 +- compiler-rt/test/gwp_asan/double_delete.cpp | 15 + compiler-rt/test/gwp_asan/double_deletea.cpp | 15 + compiler-rt/test/gwp_asan/double_free.cpp | 15 + compiler-rt/test/gwp_asan/dummy_test.cc | 4 - compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp | 18 + .../test/gwp_asan/heap_buffer_underflow.cpp | 18 + compiler-rt/test/gwp_asan/invalid_free_left.cpp | 16 + compiler-rt/test/gwp_asan/invalid_free_right.cpp | 16 + compiler-rt/test/gwp_asan/lit.cfg | 13 + compiler-rt/test/gwp_asan/page_size.h | 13 + compiler-rt/test/gwp_asan/realloc.cpp | 44 + compiler-rt/test/gwp_asan/repeated_alloc.cpp | 28 + compiler-rt/test/gwp_asan/use_after_delete.cpp | 18 + compiler-rt/test/gwp_asan/use_after_deletea.cpp | 20 + compiler-rt/test/gwp_asan/use_after_free.cpp | 20 + compiler-rt/test/lit.common.cfg | 3 + compiler-rt/test/lit.common.configured.in | 1 + compiler-rt/test/scudo/lit.cfg | 4 + debuginfo-tests/llgdb.py | 7 +- libcxx/lib/abi/x86_64-apple-darwin.v2.abilist | 74 ++ libcxx/src/locale.cpp | 2 +- .../time.cal.ymd.members/op.sys_days.pass.cpp | 23 + libcxx/www/upcoming_meeting.html | 84 +- libunwind/src/UnwindRegistersRestore.S | 11 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 1 + lld/ELF/LTO.cpp | 1 + lld/ELF/Options.td | 2 + lld/test/ELF/arm-thunk-multipass-plt.s | 14 +- lld/test/ELF/arm-tls-gd32.s | 2 +- lld/test/ELF/gnu-ifunc-noplt-i386.s | 12 +- lld/test/ELF/lto/opt-remarks.ll | 3 + lld/test/ELF/ppc32-call-stub-nopic.s | 2 +- lld/test/ELF/ppc32-call-stub-pic.s | 2 +- lldb/include/lldb/Core/ModuleList.h | 1 + .../breakpoint/break-insert-enable-pending.test | 3 + .../lit/tools/lldb-mi/breakpoint/break-insert.test | 3 + lldb/lit/tools/lldb-mi/data/data-info-line.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-continue.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-finish.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-interrupt.test | 3 + .../tools/lldb-mi/exec/exec-next-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-next.test | 3 + .../tools/lldb-mi/exec/exec-step-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-step.test | 3 + .../test/api/multithreaded/driver.cpp.template | 1 + lldb/packages/Python/lldbsuite/test/dotest.py | 27 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 8 +- .../test/macosx/nslog/TestDarwinNSLogOutput.py | 2 +- .../lldbsuite/test/tools/lldb-vscode/vscode.py | 8 +- lldb/source/Core/Debugger.cpp | 29 +- lldb/source/Core/FormatEntity.cpp | 4 +- lldb/source/Core/ModuleList.cpp | 5 + lldb/source/Plugins/SymbolFile/DWARF/DIERef.h | 4 - .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 70 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 7 +- lldb/tools/lldb-test/lldb-test.cpp | 1 + llvm/include/llvm/ADT/STLExtras.h | 27 + llvm/include/llvm/Analysis/MemorySSAUpdater.h | 8 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 23 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 14 + llvm/include/llvm/CodeGen/AsmPrinter.h | 2 + llvm/include/llvm/CodeGen/LiveInterval.h | 38 + llvm/include/llvm/CodeGen/MIRYamlMapping.h | 18 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 19 + llvm/include/llvm/IR/Instructions.h | 14 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 20 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 6 +- llvm/include/llvm/IR/RemarkStreamer.h | 12 +- llvm/include/llvm/LTO/Config.h | 3 + llvm/include/llvm/LTO/LTO.h | 5 +- llvm/include/llvm/Support/AMDHSAKernelDescriptor.h | 1 + .../Vectorize/LoopVectorizationLegality.h | 16 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 30 +- llvm/lib/Analysis/ScalarEvolution.cpp | 44 +- llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 4 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 10 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 13 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 92 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 4 +- llvm/lib/CodeGen/HardwareLoops.cpp | 16 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 9 + llvm/lib/CodeGen/MIRPrinter.cpp | 5 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 4 +- llvm/lib/CodeGen/MachineVerifier.cpp | 29 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 22 +- llvm/lib/CodeGen/SafeStack.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 66 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 + llvm/lib/IR/RemarkStreamer.cpp | 37 +- llvm/lib/LTO/LTO.cpp | 6 +- llvm/lib/LTO/LTOBackend.cpp | 8 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 10 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 3 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 160 ++- llvm/lib/Target/AMDGPU/AMDGPU.h | 11 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 16 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 190 ++- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 70 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 336 +++++ llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 66 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDKernelCodeT.h | 8 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 32 + llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 4 + llvm/lib/Target/AMDGPU/SIDefines.h | 7 - llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 2 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 4 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 39 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 7 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 7 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp | 23 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.h | 4 + llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h | 1 + llvm/lib/Target/ARM/ARM.h | 5 - llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp | 146 ++ llvm/lib/Target/ARM/ARMBasicBlockInfo.h | 48 + llvm/lib/Target/ARM/ARMComputeBlockSize.cpp | 80 -- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 158 +-- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 4 - llvm/lib/Target/ARM/CMakeLists.txt | 2 +- llvm/lib/Target/PowerPC/PPCCallingConv.cpp | 54 + llvm/lib/Target/PowerPC/PPCCallingConv.td | 7 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 119 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 17 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 12 + llvm/lib/Target/PowerPC/PPCInstrSPE.td | 12 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 1 + llvm/lib/Target/X86/X86ISelLowering.cpp | 102 +- llvm/lib/Target/X86/X86InstrFoldTables.cpp | 6 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 35 + llvm/lib/Target/X86/X86TargetTransformInfo.h | 2 + .../Transforms/InstCombine/InstCombineCalls.cpp | 24 + llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 9 +- llvm/lib/Transforms/Scalar/GVN.cpp | 3 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 103 +- .../Scalar/InductiveRangeCheckElimination.cpp | 5 +- llvm/lib/Transforms/Scalar/InferAddressSpaces.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 3 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 7 +- llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 2 +- llvm/lib/Transforms/Utils/LoopUnrollRuntime.cpp | 9 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 41 +- .../Vectorize/LoopVectorizationLegality.cpp | 32 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 15 +- llvm/test/Analysis/CostModel/ARM/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/PowerPC/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/RISCV/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/X86/lit.local.cfg | 1 - .../Analysis/MemorySSA/loop-rotate-inv-template.ll | 27 + llvm/test/Analysis/MemorySSA/update_unroll.ll | 51 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 6 +- .../AArch64/GlobalISel/arm64-regbankselect.mir | 2 +- .../CodeGen/AArch64/GlobalISel/call-translator.ll | 2 +- .../GlobalISel/fp128-legalize-crash-pr35690.mir | 2 +- .../GlobalISel/legalizer-info-validation.mir | 2 +- .../CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir | 291 ++++ .../prelegalizercombiner-extending-loads.mir | 2 + .../AArch64/GlobalISel/select-gv-cmodel-large.mir | 2 +- .../AArch64/GlobalISel/select-gv-cmodel-tiny.mir | 2 +- .../CodeGen/AArch64/aarch64-mov-debug-locs.mir | 12 +- .../CodeGen/AArch64/branch-target-enforcment.mir | 4 +- llvm/test/CodeGen/AArch64/cfi_restore.mir | 4 +- .../dont-shrink-wrap-stack-mayloadorstore.mir | 4 +- llvm/test/CodeGen/AArch64/max-jump-table.ll | 48 +- llvm/test/CodeGen/AArch64/min-jump-table.ll | 30 +- .../CodeGen/AArch64/reverse-csr-restore-seq.mir | 2 +- .../CodeGen/AArch64/spill-stack-realignment.mir | 4 +- llvm/test/CodeGen/AArch64/stack-id-pei-alloc.mir | 20 +- .../AArch64/stack-id-stackslot-scavenging.mir | 2 +- llvm/test/CodeGen/AArch64/win64-jumptable.ll | 52 +- llvm/test/CodeGen/AArch64/wineh-frame5.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame6.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame8.mir | 4 +- llvm/test/CodeGen/AArch64/wineh1.mir | 20 +- llvm/test/CodeGen/AArch64/wineh2.mir | 30 +- llvm/test/CodeGen/AArch64/wineh3.mir | 28 +- llvm/test/CodeGen/AArch64/wineh4.mir | 28 +- llvm/test/CodeGen/AArch64/wineh5.mir | 20 +- llvm/test/CodeGen/AArch64/wineh6.mir | 18 +- llvm/test/CodeGen/AArch64/wineh7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh8.mir | 28 +- llvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 59 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 309 +++++ .../irtranslator-readnone-intrinsic-callsite.ll | 21 + .../regbankselect-amdgcn-s-buffer-load.mir | 20 +- .../CodeGen/AMDGPU/constant-fold-mi-operands.ll | 4 +- .../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 14 +- .../CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll | 14 + .../CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll | 84 ++ ...galizer-multiple-mem-operands-nontemporal-1.mir | 6 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 6 +- .../propagate-attributes-bitcast-function.ll | 23 + .../CodeGen/AMDGPU/propagate-attributes-clone.ll | 87 ++ .../AMDGPU/propagate-attributes-single-set.ll | 72 + llvm/test/CodeGen/AMDGPU/s_addk_i32.ll | 7 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 94 +- llvm/test/CodeGen/AMDGPU/s_mulk_i32.ll | 4 +- llvm/test/CodeGen/AMDGPU/salu-to-valu.ll | 30 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 2 +- .../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 14 +- llvm/test/CodeGen/AMDGPU/sopk-compares.ll | 4 +- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 4 +- llvm/test/CodeGen/AMDGPU/sub.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/subvector-test.mir | 37 + .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- llvm/test/CodeGen/ARC/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/cmpxchg-idioms.ll | 4 +- llvm/test/CodeGen/ARM/constant-island-movwt.mir | 20 +- llvm/test/CodeGen/ARM/fp16-litpool-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir | 4 +- llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir | 2 +- llvm/test/CodeGen/ARM/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/misched-fusion-aes.ll | 17 +- .../CodeGen/ARM/register-scavenger-exceptions.mir | 6 +- llvm/test/CodeGen/ARM/vector-spilling.ll | 4 +- llvm/test/CodeGen/AVR/lit.local.cfg | 1 - llvm/test/CodeGen/Generic/lit.local.cfg | 1 - llvm/test/CodeGen/Hexagon/lit.local.cfg | 1 - .../CodeGen/Hexagon/loop-idiom/memmove-rt-check.ll | 2 +- llvm/test/CodeGen/Lanai/lit.local.cfg | 1 - .../CodeGen/MIR/AArch64/mirCanonCopyCopyProp.mir | 14 +- .../CodeGen/MIR/AArch64/mirCanonIdempotent.mir | 14 +- .../MIR/AArch64/stack-object-local-offset.mir | 2 +- llvm/test/CodeGen/MIR/AMDGPU/stack-id.mir | 20 +- llvm/test/CodeGen/MIR/Generic/lit.local.cfg | 1 - .../CodeGen/MIR/X86/branch-folder-with-label.mir | 8 +- llvm/test/CodeGen/MIR/X86/diexpr-win32.mir | 10 +- llvm/test/CodeGen/MIR/X86/fixed-stack-di.mir | 2 +- llvm/test/CodeGen/MIR/X86/fixed-stack-objects.mir | 2 +- .../MIR/X86/spill-slot-fixed-stack-objects.mir | 2 +- llvm/test/CodeGen/MIR/X86/stack-objects.mir | 6 +- .../MIR/X86/variable-sized-stack-objects.mir | 4 +- llvm/test/CodeGen/MSP430/lit.local.cfg | 1 - .../GlobalISel/instruction-select/pointers.mir | 2 +- .../GlobalISel/instruction-select/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/mul.mir | 8 +- .../CodeGen/Mips/GlobalISel/legalizer/pointers.mir | 2 +- .../Mips/GlobalISel/legalizer/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/sub.mir | 8 +- .../Mips/GlobalISel/regbankselect/pointers.mir | 2 +- .../Mips/GlobalISel/regbankselect/stack_args.mir | 2 +- llvm/test/CodeGen/Mips/lit.local.cfg | 1 - llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +- .../CodeGen/Mips/micromips-short-delay-slot.mir | 2 +- .../micromips-sizereduction/micromips-lwp-swp.mir | 24 +- .../micromips-sizereduction/micromips-movep.mir | 4 +- .../micromips-no-lwp-swp.mir | 16 +- .../PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir | 6 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 10 +- llvm/test/CodeGen/PowerPC/lit.local.cfg | 1 - llvm/test/CodeGen/PowerPC/setcr_bc.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc2.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc3.mir | 2 +- llvm/test/CodeGen/PowerPC/spe.ll | 8 +- llvm/test/CodeGen/RISCV/split-offsets.ll | 126 ++ llvm/test/CodeGen/SPARC/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/debuginstr-02.mir | 2 +- llvm/test/CodeGen/SystemZ/int-add-08.ll | 10 +- llvm/test/CodeGen/SystemZ/int-sub-05.ll | 10 +- llvm/test/CodeGen/SystemZ/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/subregliveness-06.mir | 4 +- llvm/test/CodeGen/Thumb/PR36658.mir | 4 +- llvm/test/CodeGen/Thumb/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/high-reg-spill.mir | 2 +- llvm/test/CodeGen/Thumb2/ifcvt-cbz.mir | 12 +- llvm/test/CodeGen/Thumb2/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/peephole-cmp.mir | 2 +- llvm/test/CodeGen/WinEH/lit.local.cfg | 1 - llvm/test/CodeGen/X86/GC/lit.local.cfg | 1 - .../X86/GlobalISel/x32-select-frameIndex.mir | 2 +- .../X86/GlobalISel/x86-legalize-inttoptr.mir | 2 +- .../X86/GlobalISel/x86-legalize-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-legalize-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-legalize-urem.mir | 12 +- .../X86/GlobalISel/x86-select-frameIndex.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-inttoptr.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-select-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-udiv.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-urem.mir | 12 +- .../X86/GlobalISel/x86_64-select-frameIndex.mir | 2 +- llvm/test/CodeGen/X86/PR37310.mir | 4 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 4 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 48 +- llvm/test/CodeGen/X86/lit.local.cfg | 1 - .../CodeGen/X86/merge-consecutive-stores-nt.ll | 268 +++- llvm/test/CodeGen/X86/movtopush.mir | 6 +- llvm/test/CodeGen/X86/nontemporal-2.ll | 12 +- llvm/test/CodeGen/X86/nontemporal-3.ll | 1189 +++++++++++------ llvm/test/CodeGen/X86/nontemporal-loads-2.ll | 1395 ++++++++++++++++++++ ...ower-of-two-or-zero-when-comparing-with-zero.ll | 256 ++++ llvm/test/CodeGen/X86/pr30821.mir | 6 +- llvm/test/CodeGen/X86/prologepilog_deref_size.mir | 2 +- llvm/test/CodeGen/X86/regalloc-copy-hints.mir | 2 +- llvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir | 4 +- .../CodeGen/X86/win_coreclr_chkstk_liveins.mir | 2 +- llvm/test/CodeGen/XCore/lit.local.cfg | 1 - llvm/test/DebugInfo/AArch64/asan-stack-vars.mir | 60 +- .../AArch64/compiler-gen-bbs-livedebugvalues.mir | 6 +- llvm/test/DebugInfo/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/ARM/cfi-eof-prologue.mir | 8 +- llvm/test/DebugInfo/ARM/lit.local.cfg | 1 - llvm/test/DebugInfo/Generic/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/ARM/lit.local.cfg | 1 - .../MIR/ARM/live-debug-values-reg-copy.mir | 8 +- llvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir | 6 +- llvm/test/DebugInfo/MIR/Mips/lit.local.cfg | 1 - .../MIR/Mips/live-debug-values-reg-copy.mir | 8 +- .../DebugInfo/MIR/X86/dbg-stack-value-range.mir | 4 +- llvm/test/DebugInfo/MIR/X86/debug-loc-0.mir | 2 +- llvm/test/DebugInfo/MIR/X86/kill-after-spill.mir | 16 +- .../MIR/X86/live-debug-values-reg-copy.mir | 6 +- .../MIR/X86/live-debug-values-restore.mir | 14 +- llvm/test/DebugInfo/MIR/lit.local.cfg | 1 - llvm/test/DebugInfo/SystemZ/lit.local.cfg | 1 - llvm/test/DebugInfo/X86/debug-loc-asan.mir | 22 +- llvm/test/DebugInfo/X86/debug-loc-offset.mir | 14 +- llvm/test/DebugInfo/X86/dw_op_minus.mir | 4 +- llvm/test/DebugInfo/X86/live-debug-vars-dse.mir | 2 +- llvm/test/DebugInfo/X86/pr19307.mir | 10 +- llvm/test/DebugInfo/X86/prolog-params.mir | 8 +- .../test/ExecutionEngine/JITLink/X86/lit.local.cfg | 1 - .../RuntimeDyld/AArch64/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/ARM/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/Mips/lit.local.cfg | 1 - .../RuntimeDyld/PowerPC/lit.local.cfg | 1 - .../RuntimeDyld/SystemZ/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/X86/lit.local.cfg | 1 - .../AddressSanitizer/X86/lit.local.cfg | 1 - .../InstrProfiling/X86/lit.local.cfg | 1 - llvm/test/JitListener/lit.local.cfg | 1 - llvm/test/MC/AMDGPU/hsa-diag-v3.s | 41 + llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 223 ++++ llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} | 22 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 65 + llvm/test/MC/AMDGPU/hsa.s | 4 +- llvm/test/MC/AMDGPU/hsa_isa_version_attrs.s | 2 + llvm/test/MC/ARM/AlignedBundling/lit.local.cfg | 1 - llvm/test/MC/ARM/lit.local.cfg | 1 - llvm/test/MC/AVR/lit.local.cfg | 1 - llvm/test/MC/AsmParser/lit.local.cfg | 1 - llvm/test/MC/BPF/lit.local.cfg | 1 - llvm/test/MC/COFF/ARM/lit.local.cfg | 1 - llvm/test/MC/COFF/cv-loc-unreachable-2.s | 2 +- llvm/test/MC/COFF/cv-loc-unreachable.s | 2 +- llvm/test/MC/COFF/lit.local.cfg | 1 - llvm/test/MC/Disassembler/AArch64/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARM/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Lanai/lit.local.cfg | 1 - llvm/test/MC/Disassembler/MSP430/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Mips/lit.local.cfg | 1 - llvm/test/MC/Disassembler/PowerPC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/RISCV/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Sparc/lit.local.cfg | 1 - llvm/test/MC/Disassembler/SystemZ/lit.local.cfg | 1 - .../test/MC/Disassembler/WebAssembly/lit.local.cfg | 1 - llvm/test/MC/Disassembler/X86/lit.local.cfg | 1 - llvm/test/MC/ELF/lit.local.cfg | 1 - llvm/test/MC/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Lanai/lit.local.cfg | 1 - llvm/test/MC/MSP430/lit.local.cfg | 1 - llvm/test/MC/MachO/AArch64/lit.local.cfg | 1 - llvm/test/MC/MachO/ARM/lit.local.cfg | 1 - llvm/test/MC/MachO/lit.local.cfg | 1 - llvm/test/MC/Mips/lit.local.cfg | 1 - llvm/test/MC/RISCV/lit.local.cfg | 1 - llvm/test/MC/Sparc/lit.local.cfg | 1 - llvm/test/MC/X86/AlignedBundling/lit.local.cfg | 1 - llvm/test/MachineVerifier/test_g_intrinsic.mir | 38 + .../test_g_intrinsic_w_side_effects.mir | 35 + llvm/test/Object/X86/lit.local.cfg | 1 - llvm/test/ObjectYAML/MachO/virtual_section.yaml | 226 ++++ llvm/test/Other/X86/lit.local.cfg | 1 - .../test/ThinLTO/X86/diagnostic-handler-remarks.ll | 1 + llvm/test/ThinLTO/X86/lit.local.cfg | 1 - .../Transforms/ArgumentPromotion/X86/lit.local.cfg | 1 - .../Transforms/AtomicExpand/AArch64/lit.local.cfg | 1 - .../test/Transforms/AtomicExpand/ARM/lit.local.cfg | 1 - .../Transforms/CodeExtractor/X86/lit.local.cfg | 1 - .../CodeGenPrepare/AArch64/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/AMDGPU/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/ARM/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/X86/lit.local.cfg | 1 - .../ConstantHoisting/PowerPC/lit.local.cfg | 1 - .../Transforms/ConstantHoisting/X86/lit.local.cfg | 1 - .../Transforms/DivRemPairs/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/DivRemPairs/X86/lit.local.cfg | 1 - llvm/test/Transforms/EarlyCSE/commute.ll | 16 + .../test/Transforms/ExpandMemCmp/X86/lit.local.cfg | 1 - .../Transforms/GlobalOpt/PowerPC/lit.local.cfg | 1 - .../Transforms/HardwareLoops/ARM/lit.local.cfg | 1 - .../test/Transforms/HardwareLoops/ARM/structure.ll | 76 ++ .../HardwareLoops/unconditional-latch.ll | 46 + .../test/Transforms/HotColdSplit/X86/lit.local.cfg | 1 - .../IndVarSimplify/2011-10-27-lftrnull.ll | 4 +- .../IndVarSimplify/2011-11-01-lftrptr.ll | 10 +- .../Transforms/IndVarSimplify/exit_value_tests.ll | 41 +- .../Transforms/IndVarSimplify/lftr-dead-ivs.ll | 8 +- llvm/test/Transforms/IndVarSimplify/lftr.ll | 33 +- llvm/test/Transforms/IndVarSimplify/pr39673.ll | 4 +- .../Transforms/InferAddressSpaces/AMDGPU/icmp.ll | 26 +- .../AMDGPU/infer-addrspacecast.ll | 4 +- .../InferAddressSpaces/AMDGPU/intrinsics.ll | 20 +- .../InferAddressSpaces/AMDGPU/lit.local.cfg | 1 - .../InferAddressSpaces/AMDGPU/no-flat-addrspace.ll | 13 + .../AMDGPU/redundant-addrspacecast.ll | 27 + .../Transforms/InferAddressSpaces/AMDGPU/select.ll | 18 +- .../InferAddressSpaces/AMDGPU/volatile.ll | 9 +- llvm/test/Transforms/Inline/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/Inline/X86/lit.local.cfg | 1 - .../InstCombine/AMDGPU/amdgcn-intrinsics.ll | 163 ++- .../Transforms/InstCombine/PowerPC/lit.local.cfg | 1 - .../LoadStoreVectorizer/AMDGPU/lit.local.cfg | 1 - .../LoadStoreVectorizer/NVPTX/lit.local.cfg | 1 - .../LoadStoreVectorizer/X86/lit.local.cfg | 1 - .../test/Transforms/LoopIdiom/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopIdiom/X86/lit.local.cfg | 1 - .../LoopIdiom/X86/unordered-atomic-memcpy.ll | 8 +- llvm/test/Transforms/LoopIdiom/basic.ll | 12 +- .../LoopIdiom/memcpy-debugify-remarks.ll | 2 +- llvm/test/Transforms/LoopReroll/basic.ll | 2 +- llvm/test/Transforms/LoopReroll/complex_reroll.ll | 2 +- llvm/test/Transforms/LoopReroll/nonconst_lb.ll | 4 +- llvm/test/Transforms/LoopReroll/ptrindvar.ll | 2 +- .../LoopStrengthReduce/2011-10-06-ReusePhi.ll | 4 +- .../LoopStrengthReduce/AMDGPU/lit.local.cfg | 1 - .../LoopStrengthReduce/ARM/lit.local.cfg | 1 - .../LoopStrengthReduce/X86/lit.local.cfg | 1 - .../LoopStrengthReduce/post-inc-icmpzero.ll | 2 +- .../Transforms/LoopUnroll/AArch64/lit.local.cfg | 1 - .../Transforms/LoopUnroll/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/ARM/lit.local.cfg | 1 - .../Transforms/LoopUnroll/Hexagon/lit.local.cfg | 1 - .../Transforms/LoopUnroll/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/AArch64/lit.local.cfg | 1 - .../Transforms/LoopVectorize/ARM/lit.local.cfg | 1 - .../Transforms/LoopVectorize/PowerPC/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/nontemporal.ll | 112 ++ .../X86/x86_fp80-interleaved-access.ll | 29 + llvm/test/Transforms/LoopVectorize/nontemporal.ll | 10 +- llvm/test/Transforms/PGOProfile/X86/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/AMDGPU/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/SystemZ/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/X86/lit.local.cfg | 1 - .../Transforms/SafeStack/AArch64/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/ARM/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/X86/lit.local.cfg | 1 - .../AMDGPU/lit.local.cfg | 1 - .../SeparateConstOffsetFromGEP/NVPTX/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/SPARC/lit.local.cfg | 1 - llvm/test/Transforms/SimplifyCFG/X86/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/sink-common-code.ll | 44 + llvm/test/Transforms/SimplifyCFG/switch-profmd.ll | 35 + .../Transforms/StackProtector/X86/lit.local.cfg | 1 - .../ThinLTOBitcodeWriter/x86/lit.local.cfg | 1 - .../intrinsic-arg-overloading-struct-ret.ll | 79 ++ llvm/test/tools/dsymutil/ARM/lit.local.cfg | 1 - llvm/test/tools/gold/X86/opt-remarks.ll | 2 + llvm/test/tools/llvm-lib/lit.local.cfg | 1 - llvm/test/tools/llvm-lto2/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mc/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/SystemZ/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/lit.local.cfg | 1 - .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 + llvm/test/tools/llvm-objdump/Mips/lit.local.cfg | 1 - .../tools/llvm-objdump/PowerPC/branch-offset.s | 4 +- .../tools/llvm-objdump/X86/print-symbol-addr.s | 35 +- llvm/test/tools/llvm-readobj/AArch64/lit.local.cfg | 1 - llvm/test/tools/llvm-readobj/ARM/lit.local.cfg | 1 - llvm/tools/gold/gold-plugin.cpp | 4 + llvm/tools/llc/llc.cpp | 8 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 6 + llvm/tools/llvm-objcopy/CopyConfig.cpp | 3 + llvm/tools/llvm-objdump/llvm-objdump.cpp | 13 +- llvm/tools/opt/opt.cpp | 8 +- llvm/tools/yaml2obj/yaml2macho.cpp | 18 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 8 - llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 8 +- .../gn/secondary/compiler-rt/lib/hwasan/BUILD.gn | 2 + llvm/utils/gn/secondary/compiler-rt/test/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 2 +- polly/lib/Transform/ScopInliner.cpp | 1 + .../CodeGen/partial_write_in_region_with_loop.ll | 2 +- .../Isl/CodeGen/scev_expansion_in_nonaffine.ll | 4 +- 551 files changed, 10772 insertions(+), 2693 deletions(-) rename clang/{include/clang/Basic => lib/Sema}/OpenCLBuiltins.td (100%) create mode 100644 clang/test/CodeGenCXX/debug-info-var-template-partial-spec.cpp create mode 100644 clang/test/CodeGenCXX/designated-init.cpp create mode 100644 compiler-rt/lib/scudo/standalone/allocator_config.h create mode 100644 compiler-rt/lib/scudo/standalone/combined.h create mode 100644 compiler-rt/lib/scudo/standalone/tests/combined_test.cc create mode 100644 compiler-rt/test/gwp_asan/double_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/double_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/double_free.cpp delete mode 100644 compiler-rt/test/gwp_asan/dummy_test.cc create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_underflow.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_left.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_right.cpp create mode 100644 compiler-rt/test/gwp_asan/page_size.h create mode 100644 compiler-rt/test/gwp_asan/realloc.cpp create mode 100644 compiler-rt/test/gwp_asan/repeated_alloc.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_free.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPropagateAttributes.cpp create mode 100644 llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp delete mode 100644 llvm/lib/Target/ARM/ARMComputeBlockSize.cpp create mode 100644 llvm/test/Analysis/MemorySSA/loop-rotate-inv-template.ll create mode 100644 llvm/test/Analysis/MemorySSA/update_unroll.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-readnone-intri [...] create mode 100644 llvm/test/CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-bitcast-function.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-clone.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-single-set.ll create mode 100644 llvm/test/CodeGen/AMDGPU/subvector-test.mir create mode 100644 llvm/test/CodeGen/RISCV/split-offsets.ll create mode 100644 llvm/test/CodeGen/X86/nontemporal-loads-2.ll create mode 100644 llvm/test/CodeGen/X86/omit-urem-of-power-of-two-or-zero-when-co [...] create mode 100644 llvm/test/MC/AMDGPU/hsa-gfx10-v3.s copy llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} (91%) create mode 100644 llvm/test/MC/AMDGPU/hsa-wave-size.s create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic.mir create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir create mode 100644 llvm/test/ObjectYAML/MachO/virtual_section.yaml create mode 100644 llvm/test/Transforms/HardwareLoops/unconditional-latch.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/no-flat-addrspace.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/redundant-addrsp [...] create mode 100644 llvm/test/Transforms/LoopVectorize/X86/nontemporal.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/x86_fp80-interleaved-access.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switch-profmd.ll create mode 100644 llvm/test/Verifier/intrinsic-arg-overloading-struct-ret.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig updated (941be19a -> 4cff1f6d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards 941be19a 6: update: llvm-linux: 17559 new 4cff1f6d 6: update: llvm-linux: 17559 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (941be19a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 11903 ++++++++++++------------ 03-build_linux/console.log | 6246 ++++++------- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 96 +- console.log | 18471 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 7 files changed, 18483 insertions(+), 18473 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig updated (d600943b -> f8fa2a26)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/base-artifacts. discards d600943b 0: update: llvm-linux: boot new f8fa2a26 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d600943b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 11871 +++++++++++++++---------------- 03-build_linux/console.log | 1812 ++--- 04-boot_linux/console.log | 470 +- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 8 +- console.log | 14404 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 8 files changed, 14420 insertions(+), 14385 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019