Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 updated (93fd8418745 -> 981b66dd433)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 in repository toolchain/ci/gcc. from 93fd8418745 Daily bump. adds ec223ee4b39 Daily bump. adds 5fadeb95c95 PR middle-end/64242 * config/pa/pa.md (nonlocal_goto): Re [...] adds 693d9a36238 Daily bump. adds 961f9b6c746 PR ada/80590 adds 412e0a7b7e8 * config/mips/mips.c (mips_expand_builtin_insn): Swap the [...] adds 981b66dd433 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 15 +++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 8 +++ gcc/ada/exp_ch9.adb | 15 +++-- gcc/config/mips/mips.c | 13 ++++ gcc/config/pa/pa.md | 48 +++++++------- gcc/testsuite/ChangeLog | 6 ++ gcc/testsuite/gcc.target/mips/msa-fmadd.c | 101 ++++++++++++++++++++++++++++++ 8 files changed, 178 insertions(+), 30 deletions(-) create mode 100644 gcc/testsuite/gcc.target/mips/msa-fmadd.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 updated (15660a4de7 -> 8bd3c5f928)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 in repository toolchain/ci/binutils-gdb. from 15660a4de7 Automatic date update in version.in adds 599d81557b Automatic date update in version.in adds 9137726eb6 Automatic date update in version.in adds 8bd3c5f928 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 updated (d6f0697a -> 9eb7778e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/gnu-release-aarch64-spec2k6-O3 in repository toolchain/ci/base-artifacts. discards d6f0697a 0: init: binutils-gcc-glibc: 0 new 9eb7778e 0: init: binutils-gcc-glibc: 0 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d6f0697a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 76 +- 02-prepare_abe/console.log | 88 +- 03-build_abe-binutils/console.log | 8978 +-- 04-build_abe-stage1/console.log | 13788 ++--- 05-build_abe-linux/console.log | 242 +- 06-build_abe-glibc/console.log | 39201 ++++++------- 07-build_abe-stage2/console.log | 40314 +++++++------- 08-benchmark/benchmark-start.log | 2 +- 08-benchmark/benchmark.log | 22 +- 08-benchmark/console.log | 187 +- console.log | 102996 +++++++++++++++++------------------ jenkins/manifest.sh | 14 +- results_id | 2 +- 13 files changed, 102919 insertions(+), 102991 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[llvm] branch master updated (d46e8d2b998 -> dddc90d3d6b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from d46e8d2b998 [AMDGPU] gfx10 wave32 patterns new 1d5e7014d2b Fix broken debug info in in an !llvm.loop attachment in thi [...] new d130a833d86 Add debug location verification for !llvm.loop attachments. new dddc90d3d6b [x86] add another test for load splitting with extracted st [...] The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/IR/Verifier.cpp | 60 +++++++++++-------- test/CodeGen/X86/widen_load-3.ll | 70 +++++++++++++++++++++- .../LoopUnroll/runtime-epilog-debuginfo.ll | 4 +- test/Verifier/{func-dbg.ll => llvm.loop.ll} | 5 +- 4 files changed, 109 insertions(+), 30 deletions(-) copy test/Verifier/{func-dbg.ll => llvm.loop.ll} (86%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (9b2d96024ae -> ab4f2ea7931)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from 9b2d96024ae [docs] Fix another bot error by setting highlight language [...] adds 5a663bd77ac [InstSimplify] Fix addo/subo undef folds (PR42209) adds 9f2f1270096 [X86] Add TB_NO_REVERSE to some folding table entries where [...] adds 13de174b4c4 [llvm-objcopy] Add elf32-sparc and elf32-sparcel target adds 4f157320676 [yaml2obj][MachO] Don't fill dummy data for virtual sections adds 1d1cf30b738 PowerPC: Optimize SPE double parameter calling setup adds ee62c40eae9 [SimplifyCFG] Fix prof branch_weights MD while removing unr [...] adds a71ce4f1e8e DWARF: Avoid storing DIERefs in long-lived containers adds a9e5d2f35dd Re-commit r357452 (take 3): "SimplifyCFG SinkCommonCodeFrom [...] adds 966f4e874e0 [ARM] Extract some code from ARMConstantIslandPass adds f7c0b3aeb22 [ARM] Add ARMBasicBlockInfo.cpp adds a059efa885f [ARM] Remove ARMComputeBlockSize adds 5d6ee76c163 Describe stack-id as an enum adds 89d6905c595 [ARM] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...] adds 4bde5d3c081 [ARM] Fix another -Wunused-variable in -DLLVM_ENABLE_ASSERT [...] adds 43cf5ae48a0 [lldb] [test] Skip watchpoint tests on NetBSD if userdbregs [...] adds 25a043e78a9 [NFC][Codegen] Standalone tests for icmp eq/ne (urem %x, C) [...] adds ac14f7b10cf [lit] Delete empty lines at the end of lit.local.cfg NFC adds 46f9cbe28d4 [llvm-objdump] Use %08 instead of %016 to print leading add [...] adds 60d6fb2a634 [SCEV] Use NoWrapFlags when expanding a simple mul adds 9d81915fcaa Recommit [OpenCL] Move OpenCLBuiltins.td and remove unused include adds ef78e55205e [SelectionDAG] Fold insert_subvector(undef, extract_subvect [...] adds 5401c2db6ee Fix clang -Wcovered-switch-default after stack-id change by D60137 adds 2e46312ffd1 [DAGCombiner] [CodeGenPrepare] More comprehensive GEP splitting adds d5323f6a707 [libunwind][AArch64] Fix libunwind::Registers_arm64::jumpto adds 74ac20158a0 Test forward references in IntrinsicEmitter on Neon LD(2|3|4) adds 83773b77a5a [LV] Deny irregular types in interleavedAccessCanBeWidened adds 37b75336823 Promote -fdebug-compilation-dir from a cc1 flag to clang an [...] adds d2aab283e25 gn build: Merge r363530 adds 582f2692945 AsmPrinter: add doc-string for EmitLinkage adds d3d2edf901d [lldb] [test] Watchpoint tests can be always run as root on NetBSD adds f1e2827170b [X86][SSE] Avoid unnecessary stack codegen in NT store code [...] adds e40f879eb2c [HIP] Add the interface deriving the stub name of device kernels. adds d53027697ca [clangd] Detect C++ for extension-less source files in vsco [...] adds 7dc917603be [clangd] Bump vscode-clangd v0.0.15. adds 1bd3d00e7e5 [CodeGen] Check for HardwareLoop Latch ExitBlock adds 2dda1ff0380 Fix a '>= 0' test on unsigned that I inadvertantly introduc [...] adds e683eba0ed3 AMDGPU: Cleanup custom PseudoSourceValue definitions adds 29e792659b6 AMDGPU/GlobalISel: Fix default mapping for non-register operands adds f3b64d80bcc AMDGPU: Mark exp/exp.compr as inaccessiblememonly adds b10f0978334 AMDGPU: Ignore subtarget for InferAddressSpaces adds 1df203d78e4 InferAddressSpaces: Fix cloning original addrspacecast adds 3c9391aad9e [clang][CodeGen] Remove std::move on temporary adds 454e6b9010f [X86][SSE] Prevent misaligned non-temporal vector load/stor [...] adds 1c91e63897d [X86][SSE] Add tests for underaligned nt loads adds 15b7f5b72d2 PHINode: introduce setIncomingValueForBlock() function, and [...] adds 8c82c41262f [lldb] [test] Extend D55859 symbols.enable-external-lookup= [...] adds b5ce4e5ea3e [clangd] Perform merge for main file symbols. adds e4eadf174cb [scudo][standalone] Introduce the combined allocator adds 12cb792d7f4 [X86] combineLoad - begun making the load split code more g [...] adds 77bc3b65424 [ScopInliner] Register FunctionAnalysisManagerModuleProxy. adds 34667519dc1 [Remarks] Extend -fsave-optimization-record to specify the format adds 1f50697abc7 Various improvements to Clang MSVC Visualizer adds a8dcd476887 Update the meeting page with papers/issues that are ready f [...] adds 8b1c53b5281 AMDGPU/GlobalISel: Implement select for G_ICMP and G_SELECT adds 5d00c3060e1 [AMDGPU] gfx1010 wave32 metadata adds fee1949b358 AMDGPU/GlobalISel: Account for multiple defs when finding i [...] adds a7f09f3c9e6 GlobalISel: Verify intrinsics adds 3e140066bce GlobalISel: Ignore callsite attributes when picking intrinsic type adds 6452bdd29b5 [LV] Suppress vectorization in some nontemporal cases adds bb9adfdb4e8 [X86][AVX] Split under-aligned vector nt-stores. adds 0cbf37af1e9 gn build: Merge r363541 adds 21184ec5c48 [GWP-ASan] Integration with Scudo [5]. adds b8e8b1769ff [clang][AST] Remove unnecessary 'const'. adds ad04e7ad426 [AMDGPU] Pass to propagate ABI attributes from kernels to t [...] adds 6d741f29ec8 AMDGPU: Fold readlane/readfirstlane calls adds a9191c8492a [AMDGPU] gfx1010 wavefrontsize intrinsic folding adds 2e550cabead Add tests for LWG 3206. NFC adds 05f77803f45 [MemorySSA] Add all MemoryPhis before filling their values. adds 5d942d5a95c AMDGPU: Make getreg intrinsic inaccessiblememonly adds 835999e48aa [X86][SSE] Scalarize under-aligned XMM vector nt-stores (PR42026) adds bf3c59f79bc LiveInterval.h: add LiveRange::findIndexesLiveAt function - [...] adds 546006b64ea Update status of issue 3209 adds f3f968adcd5 [X86] Add TB_NO_REVERSE to some memory folding table entrie [...] adds 49537bbf74a [GlobalISel][AArch64] Fold G_SUB into G_ICMP when it's safe [...] adds 7a0098aa6e3 [MemorySSA] Don't use template when the clone is a simplifi [...] adds daa1ae61429 [EarlyCSE] Fix hashing of self-compares adds 88afd753008 [test] Add wrap flags after D61934. adds 8af7198c6ca AMDGPU: Explicitly define a triple for some tests adds 58c75565f31 Reduced test case for pr42279 in advance of the relevant re [...] adds ae4fcb97dde AMDGPU/GFX10: Don't generate s_code_end padding in the asm-printer adds be8c669af05 [libc++] Update ABI list for ABI v2 adds 79bc188dc24 Attempt to fix GWP-ASan build failure on sanitizer-android. [...] adds 15722626e32 [NFC] Assign a couple of LWG issues to myself adds 4f3b7364a45 PR42205: DebugInfio: Do not attempt to emit debug info meta [...] adds f9626f27c8e Add color to the default thread and frame format. adds cf73dc75da5 gn build: Merge r363584. adds 72adaf3ec85 gn build: Merge r363483. adds 2d26cf37d77 llgdb.py: Make sure to clean up the debugger on exit. adds abccb1ad896 Clang :: Sema/wchar.c has long been failing on Solaris: adds fe8bd96ebd6 Fix a bug w/inbounds invalidation in LFTR (recommit) adds 31382782873 [AMDGPU] Propagate function attributes thru bitcasts adds 17bd226b6a1 Stop counting pops in tsan/check_analyze.sh. adds 184c8ee9208 [globalisel] Fix iterator invalidation in the extload combines adds 496f77f3d39 Add convenience utility for replacing a range within a cont [...] adds 44475363e84 Teach getSCEVAtScope how to handle loop phis w/invariant op [...] adds 5745febe277 Rewrite ConstStructBuilder with a mechanism that can cope w [...] adds 689509edab4 [test][AArch64] Relax the check line for G_BRJT in legalize [...] adds 94bc88ebf4b Fix crash when checking a dependently-typed reference that [...] adds ca42687d62a [AMDGPU] gfx1010 subvector test. NFC. adds 8fbb88fbff5 [GWP-ASan] Disable GWP-ASan on Android for now. adds 121956108f2 [AMDGPU] Use custom inserter for gfx10 VOP2b adds 8df7f1a218f [clang-ifs] Clang Interface Stubs, first version. adds 36a7a982722 [Remarks][Driver] Use the specified format in the remarks f [...] adds 0e183008029 [X86] Make an assert in LowerSCALAR_TO_VECTOR stricter to m [...] adds 971ad74ba26 Use VR128X instead of FR32X/FR64X for the register class in [...] adds f9bff2a55e7 Propagate fmf in IRTranslate for fneg adds 146882242fb [GlobalISel][Localizer] Rewrite localizer to run in 2 phase [...] adds 964909e4a6f [CMake] Fix the value of `config.target_cflags` for non-mac [...] adds c3b6d777553 gn build: Merge r363626. adds fb9ce100d19 hwasan: Add a tag_offset DWARF attribute to instrumented st [...] adds d57f7cc15e2 hwasan: Use bits [3..11) of the ring buffer entry address a [...] adds 5a321b899e7 GlobalISel: Use the original flags when lowering fneg to fsub adds 77477009370 [llvm-strip] Error when using stdin twice adds 3c9f66dccf2 [asan_symbolize] Teach `asan_symbolize.py` to symbolicate p [...] adds 745632c63a5 [NFC] Split `Darwin/asan-symbolize-partial-report-with-modu [...] adds 9216358c211 Disable recently added Darwin symbolization tests for iOS. adds 1f7f64665c2 GlobalISel: Remove redundant pass initialization adds 8582ecd8d93 [X86] Introduce new MOVSSrm/MOVSDrm opcodes that use VR128 [...] adds 587427716c3 [X86] Remove MOVDI2SSrm/MOV64toSDrm/MOVSS2DImr/MOVSDto64mr [...] adds f4284f8a9d9 [X86] Move code that shrinks immediates for ((x << C1) op C [...] adds e86b89ba46e [NFC] Fixing -DBUILD_SHARED_LIBS=ON problem caused by layer [...] adds 02a445c2453 [X86] Add i128 ctpop and i32/i64/i128 optsize test cases to [...] adds 4d36782446d [NFC] Undoing r363646 to fix bots. adds 2d94dd812ff Revert D60974 "[clang-ifs] Clang Interface Stubs, first version." adds 291e11ea025 [llvm-objdump] Tidy up AMDGCNPrettyPrinter adds 5136ea49948 Fix compiler warning by removing unused variable adds 69daf4a72da [SimplifyCFG] NFC, prof branch_weighs handling is simplified adds afb17daedf9 Fix windows build for r363357 adds a1a4f5f12cc [DebugInfo][Docs] Document that prologue/epilogue variable [...] adds 7dd529e54da [X86] Replace any_extend* vector extensions with zero_exten [...] adds 0265716b272 [NFC] Improve triple match of scripts that update tests adds 6658bfb171a [X86] Regenerate promote.ll. NFC. adds 43854e3ccc7 [SVE][IR] Scalable Vector IR Type with pr42210 fix adds 7e854e1cdd2 [AMDGPU] Speed up live-in virtual register set computaion i [...] adds 40fdd7a643b [clangd] Detect C++ language based on well-known file path [...] adds 8ddf31bc33e [clangd] Parse files without extensions if we don't have a [...] adds 8d41294c189 [clangd] Add a capability to enable completions with fixes. adds 5c64a8c4c69 [SystemZ] Fix AHIMuxK pseudo expansion. adds 7a7009f7c82 [ARM] Some Thumb2ITBlock clean ups. NFC adds d5ce8ec778c AMDGPU/GlobalISel: RegBankSelect for amdgcn.div.scale adds 23f03f5059c AMDGPU: Fix iterator crash in AMDGPUPromoteAlloca adds e75e197ad87 AMDGPU: Remove unnecessary check for virtual register adds bcb5ea00428 AMDGPU: Fold readlane from copy of SGPR or imm adds 83bacd8d72b [SelectionDAG] Legalize vaargs that require vector splitting adds 7001fe8d143 gn build: Merge r363649 adds 3c8e2cdda5a gn build: Merge r363658 adds c99d9aee007 MCContext: Delete unused functions adds f39f3bd056f AMDGPU: Change API for checking for exec modification adds 7a89909c842 Require commas to separate multiple GNU-style attributes in [...] adds 3b2f5df12c8 [MCA] Slightly refactor the bottleneck analysis view. NFCI adds 8d35dcd7039 AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsics adds 45b10d2da5c [compiler-rt][SystemZ] Work around ASAN failures via -fno-p [...] adds 395fde753c9 [clangd] Add hidden tweaks to dump AST/selection. adds 9483bcf7815 [clangd] Remove the extra ";", NFC adds d204987ada4 AMDGPU: Disable errno by default adds 677423997d6 [llvm-readobj] Allow --hex-dump/--string-dump to dump multi [...] adds 2acc7176271 AMDGPU: Add GWS instruction builtins adds 2fef12ccb19 Fix -Wunused-but-set-variable warning. NFCI. adds 74c83649547 [RISCV] Lower calls through PLT adds a45292cbfd2 [CodeGen][ARM] Fix FP16 vector coercion adds 1fab01f92bd [libc++] Revert the addition of map/multimap CTAD adds 91185b69d12 [libc++] Re-apply XFAIL to is_base_of test that was inadver [...] adds ed4a6025152 [ARM] Rename MVE instructions in Tablegen for consistency. adds df9ee08b649 [clangd] Return vector<TextEdit> from applyTweak. NFC adds c74fc6d5f96 [libc++] Implement P0608R3 - A sane variant converting constructor adds 9c8593934af [X86][AVX] extract_subvector(any_extend(x)) -> any_extend_v [...] adds 9aa25be1491 [TargetLowering] SimplifyDemandedVectorElts - support MUL a [...] adds faaf1a53663 [ARM] Add MVE integer vector min/max instructions. adds cfc70782d7e [ARM] Add MVE vector shift instructions. adds c470ac50a8a [Reproducers] Make reproducer relocatable adds 5aed309a4f6 [Syntax] Add a helper to find expansion by its first spelled token adds 3559d2224ee Add test cases for dumping AST decl nodes to JSON; NFC. adds 46e6e132987 Fix some lit test ResourceWarnings on Windows adds 9086ba8763a [mips] Set the hasNoSchedulingInfo flag for the `MipsAsmPse [...] adds 60a9d0c248b [mips] Add PTR_64 and GPR_64 predicates to some MIPS 64-bit [...] adds 796e7f87241 [mips] Add more strict predicates to the RSQRT_S_MM and TAI [...] adds 223176f5d74 [x86] add test for load splitting with extracted store (PR4 [...] adds 5cf216c9a72 [scudo][standalone] Fuchsia related changes adds fda83c9b0b1 Implement xfer:libraries-svr4:read packet adds d4a1c3bb5a1 Add test cases for dumping AST function decl nodes to JSON; NFC. adds b6e7108dcd6 [TargetLowering] SimplifyDemandedBits - Merge SIGN_EXTEND+S [...] adds 76a149ef818 [SROA] Enhance SROA to handle `addrspacecast`ed allocas adds d9b3d08a9a6 [clang-tidy] Split fuchsia-default-arguments adds 032b54f8e87 [TargetLowering] SimplifyDemandedBits - Merge ZERO_EXTEND+Z [...] adds 8dc6840f1c9 Fix the floating point version of midpoint. It wasn't const [...] adds 5bef886cd8e [TargetLowering] SimplifyDemandedBits - Cleanup ANY_EXTEND [...] adds 8557d1ac988 [OPENMP]Use host's long double when compiling the code for device. adds 33e85ad9567 Revert [SROA] Enhance SROA to handle `addrspacecast`ed allocas adds 10e6128c62e [X86] Remove unnecessary line that makes v4f32 FP_ROUND Legal. NFC new 7ae267dc0f3 [OPENMP][NVPTX]Correct codegen for 128 bit long double. new ab4f2ea7931 [AMDGPU] gfx1010 disassembler changes for wave32 The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-tidy/fuchsia/CMakeLists.txt | 3 +- .../fuchsia/DefaultArgumentsCallsCheck.cpp | 35 + ...gumentsCheck.h => DefaultArgumentsCallsCheck.h} | 16 +- .../clang-tidy/fuchsia/DefaultArgumentsCheck.cpp | 61 - .../fuchsia/DefaultArgumentsDeclarationsCheck.cpp | 54 + ...Check.h => DefaultArgumentsDeclarationsCheck.h} | 16 +- .../clang-tidy/fuchsia/FuchsiaTidyModule.cpp | 11 +- clang-tools-extra/clangd/ClangdLSPServer.cpp | 36 +- clang-tools-extra/clangd/ClangdServer.cpp | 44 +- clang-tools-extra/clangd/ClangdServer.h | 16 +- .../clangd/GlobalCompilationDatabase.cpp | 6 +- clang-tools-extra/clangd/Protocol.cpp | 11 + clang-tools-extra/clangd/Protocol.h | 28 + clang-tools-extra/clangd/Selection.cpp | 3 + .../clangd/clients/clangd-vscode/package.json | 10 +- clang-tools-extra/clangd/index/FileIndex.cpp | 2 +- clang-tools-extra/clangd/refactor/Tweak.h | 44 +- .../clangd/refactor/tweaks/CMakeLists.txt | 1 + .../clangd/refactor/tweaks/DumpAST.cpp | 139 ++ .../clangd/refactor/tweaks/RawStringLiteral.cpp | 14 +- .../clangd/refactor/tweaks/SwapIfBranches.cpp | 11 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 6 + .../clangd/unittests/FileIndexTests.cpp | 22 + .../unittests/GlobalCompilationDatabaseTests.cpp | 4 + .../clangd/unittests/SelectionTests.cpp | 10 + clang-tools-extra/clangd/unittests/TweakTests.cpp | 71 +- clang-tools-extra/docs/ReleaseNotes.rst | 22 + ...nts.rst => fuchsia-default-arguments-calls.rst} | 12 +- .../fuchsia-default-arguments-declarations.rst | 16 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 3 +- .../clang-tidy/fuchsia-default-arguments-calls.cpp | 36 + ... => fuchsia-default-arguments-declarations.cpp} | 39 +- clang/docs/UsersManual.rst | 22 +- clang/include/clang/AST/Expr.h | 2 +- clang/include/clang/Basic/BuiltinsAMDGPU.def | 2 + clang/include/clang/Basic/CMakeLists.txt | 6 - clang/include/clang/Basic/CodeGenOptions.h | 3 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Driver/CC1Options.td | 4 +- clang/include/clang/Driver/Options.td | 13 +- clang/include/clang/Tooling/Syntax/Tokens.h | 19 + clang/lib/AST/ASTContext.cpp | 11 +- clang/lib/AST/Decl.cpp | 2 +- clang/lib/Basic/Targets/OSTargets.h | 6 +- clang/lib/CodeGen/BackendUtil.cpp | 1 + clang/lib/CodeGen/CGCUDANV.cpp | 26 +- clang/lib/CodeGen/CGCUDARuntime.h | 5 + clang/lib/CodeGen/CGDebugInfo.cpp | 3 + clang/lib/CodeGen/CGExprConstant.cpp | 1131 +++++++------ clang/lib/CodeGen/CodeGenAction.cpp | 5 + clang/lib/CodeGen/CodeGenModule.cpp | 10 +- clang/lib/CodeGen/TargetInfo.cpp | 40 +- clang/lib/Driver/ToolChains/AMDGPU.h | 2 + clang/lib/Driver/ToolChains/Clang.cpp | 27 +- clang/lib/Driver/ToolChains/Darwin.cpp | 17 +- clang/lib/Frontend/CompilerInvocation.cpp | 5 + clang/lib/Parse/ParseDecl.cpp | 10 +- clang/lib/Sema/CMakeLists.txt | 8 + .../clang/Basic => lib/Sema}/OpenCLBuiltins.td | 0 clang/lib/Sema/SemaLookup.cpp | 2 +- clang/lib/Sema/SemaOpenMP.cpp | 4 +- clang/lib/Tooling/Syntax/Tokens.cpp | 26 + clang/test/AST/ast-dump-decl-json.c | 1671 ++++++++++++++++++++ clang/test/AST/ast-dump-funcs-json.cpp | 1126 +++++++++++++ clang/test/CodeGen/arm-vfp16-arguments2.cpp | 63 + clang/test/CodeGen/opt-record-MIR.c | 2 + clang/test/CodeGen/opt-record.c | 5 + .../debug-info-var-template-partial-spec.cpp | 13 + clang/test/CodeGenCXX/designated-init.cpp | 66 + clang/test/CodeGenCXX/nrvo.cpp | 1 - clang/test/CodeGenCXX/stack-reuse-exceptions.cpp | 2 +- clang/test/CodeGenObjC/exceptions.m | 2 +- clang/test/CodeGenOpenCL/builtins-amdgcn.cl | 12 + clang/test/Driver/cl-options.c | 1 + clang/test/Driver/clang_f_opts.c | 6 +- clang/test/Driver/darwin-ld.c | 4 + clang/test/Driver/fast-math.c | 6 + clang/test/Driver/opt-record.c | 9 + .../test/OpenMP/nvptx_unsupported_type_codegen.cpp | 8 +- .../OpenMP/nvptx_unsupported_type_messages.cpp | 15 +- clang/test/Parser/attributes.c | 12 +- clang/test/Preprocessor/wchar_t.c | 7 +- clang/test/Sema/format-strings.c | 6 +- clang/test/Sema/wchar.c | 6 +- clang/test/SemaTemplate/dependent-expr.cpp | 8 + clang/unittests/Tooling/Syntax/TokensTest.cpp | 78 + clang/utils/ClangVisualizers/clang.natvis | 181 ++- compiler-rt/CMakeLists.txt | 9 + compiler-rt/cmake/config-ix.cmake | 31 +- compiler-rt/lib/asan/scripts/asan_symbolize.py | 17 +- compiler-rt/lib/gwp_asan/CMakeLists.txt | 1 + compiler-rt/lib/hwasan/hwasan_thread.cpp | 5 + compiler-rt/lib/scudo/CMakeLists.txt | 9 + compiler-rt/lib/scudo/scudo_allocator.cpp | 47 + compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 + .../lib/scudo/standalone/allocator_config.h | 80 + compiler-rt/lib/scudo/standalone/combined.h | 550 +++++++ compiler-rt/lib/scudo/standalone/fuchsia.cc | 32 +- compiler-rt/lib/scudo/standalone/linux.cc | 20 +- compiler-rt/lib/scudo/standalone/mutex.h | 23 +- .../lib/scudo/standalone/tests/CMakeLists.txt | 1 + .../lib/scudo/standalone/tests/combined_test.cc | 237 +++ compiler-rt/lib/tsan/check_analyze.sh | 2 - compiler-rt/test/asan/CMakeLists.txt | 19 +- ...bolize-partial-report-no-external-symbolizer.cc | 38 + ...san-symbolize-partial-report-with-module-map.cc | 40 + compiler-rt/test/fuzzer/CMakeLists.txt | 11 +- compiler-rt/test/gwp_asan/CMakeLists.txt | 3 +- compiler-rt/test/gwp_asan/double_delete.cpp | 15 + compiler-rt/test/gwp_asan/double_deletea.cpp | 15 + compiler-rt/test/gwp_asan/double_free.cpp | 15 + compiler-rt/test/gwp_asan/dummy_test.cc | 4 - compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp | 18 + .../test/gwp_asan/heap_buffer_underflow.cpp | 18 + compiler-rt/test/gwp_asan/invalid_free_left.cpp | 16 + compiler-rt/test/gwp_asan/invalid_free_right.cpp | 16 + compiler-rt/test/gwp_asan/lit.cfg | 13 + compiler-rt/test/gwp_asan/page_size.h | 13 + compiler-rt/test/gwp_asan/realloc.cpp | 44 + compiler-rt/test/gwp_asan/repeated_alloc.cpp | 28 + compiler-rt/test/gwp_asan/use_after_delete.cpp | 18 + compiler-rt/test/gwp_asan/use_after_deletea.cpp | 20 + compiler-rt/test/gwp_asan/use_after_free.cpp | 20 + .../test/hwasan/TestCases/random-align-right.c | 22 +- .../test/hwasan/TestCases/stack-history-length.c | 5 +- compiler-rt/test/hwasan/lit.cfg | 2 +- compiler-rt/test/lit.common.cfg | 3 + compiler-rt/test/lit.common.configured.in | 1 + compiler-rt/test/scudo/lit.cfg | 4 + compiler-rt/test/tsan/CMakeLists.txt | 70 +- compiler-rt/test/ubsan/CMakeLists.txt | 6 +- debuginfo-tests/llgdb.py | 7 +- libcxx/include/iterator | 16 - libcxx/include/map | 57 +- libcxx/include/numeric | 29 +- libcxx/include/variant | 32 +- libcxx/lib/abi/x86_64-apple-darwin.v2.abilist | 74 + libcxx/src/locale.cpp | 2 +- .../associative/map/map.cons/deduct.fail.cpp | 107 -- .../associative/map/map.cons/deduct.pass.cpp | 137 -- .../associative/map/map.cons/deduct_const.pass.cpp | 107 -- .../multimap/multimap.cons/deduct.fail.cpp | 107 -- .../multimap/multimap.cons/deduct.pass.cpp | 137 -- .../multimap/multimap.cons/deduct_const.pass.cpp | 107 -- .../numeric.ops.midpoint/midpoint.float.pass.cpp | 21 +- .../meta/meta.rel/is_base_of_union.pass.cpp | 6 +- .../time.cal.ymd.members/op.sys_days.pass.cpp | 23 + .../variant.variant/variant.assign/T.pass.cpp | 59 +- .../variant.variant/variant.assign/conv.fail.cpp | 52 + .../variant.variant/variant.ctor/T.pass.cpp | 60 +- .../variant.variant/variant.ctor/conv.fail.cpp | 39 + libcxx/www/cxx2a_status.html | 2 +- libcxx/www/upcoming_meeting.html | 84 +- libunwind/src/UnwindRegistersRestore.S | 11 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 1 + lld/ELF/LTO.cpp | 1 + lld/ELF/Options.td | 2 + lld/test/ELF/arm-thunk-multipass-plt.s | 14 +- lld/test/ELF/arm-tls-gd32.s | 2 +- lld/test/ELF/gnu-ifunc-noplt-i386.s | 12 +- lld/test/ELF/lto/opt-remarks.ll | 3 + lld/test/ELF/ppc32-call-stub-nopic.s | 2 +- lld/test/ELF/ppc32-call-stub-pic.s | 2 +- lldb/include/lldb/Core/ModuleList.h | 1 + lldb/include/lldb/Core/UniqueCStringMap.h | 6 +- .../lldb/Host/common/NativeProcessProtocol.h | 14 + lldb/include/lldb/Utility/FileCollector.h | 5 +- lldb/include/lldb/Utility/Reproducer.h | 7 +- lldb/lit/Reproducer/TestReuseDirectory.test | 7 + .../breakpoint/break-insert-enable-pending.test | 3 + .../lit/tools/lldb-mi/breakpoint/break-insert.test | 3 + lldb/lit/tools/lldb-mi/data/data-info-line.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-continue.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-finish.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-interrupt.test | 3 + .../tools/lldb-mi/exec/exec-next-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-next.test | 3 + .../tools/lldb-mi/exec/exec-step-instruction.test | 3 + lldb/lit/tools/lldb-mi/exec/exec-step.test | 3 + .../test/api/multithreaded/driver.cpp.template | 1 + lldb/packages/Python/lldbsuite/test/dotest.py | 27 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 8 +- .../test/macosx/nslog/TestDarwinNSLogOutput.py | 2 +- .../test/tools/lldb-server/gdbremote_testcase.py | 29 +- .../test/tools/lldb-server/libraries-svr4/Makefile | 17 + .../TestGdbRemoteLibrariesSvr4Support.py | 127 ++ .../test/tools/lldb-server/libraries-svr4/main.cpp | 15 + .../tools/lldb-server/libraries-svr4/svr4lib_a.cpp | 9 + .../tools/lldb-server/libraries-svr4/svr4lib_a.mk | 9 + .../lldb-server/libraries-svr4/svr4lib_b_quote.cpp | 9 + .../lldb-server/libraries-svr4/svr4lib_b_quote.mk | 9 + .../lldbsuite/test/tools/lldb-vscode/vscode.py | 8 +- lldb/source/API/SBDebugger.cpp | 6 + lldb/source/Core/Debugger.cpp | 29 +- lldb/source/Core/FormatEntity.cpp | 4 +- lldb/source/Core/ModuleList.cpp | 5 + lldb/source/Host/common/FileSystem.cpp | 5 +- .../Plugins/Process/Linux/NativeProcessLinux.cpp | 2 +- .../Plugins/Process/NetBSD/NativeProcessNetBSD.h | 4 +- .../Plugins/Process/POSIX/NativeProcessELF.cpp | 69 + .../Plugins/Process/POSIX/NativeProcessELF.h | 7 + .../GDBRemoteCommunicationServerCommon.cpp | 1 + .../GDBRemoteCommunicationServerLLGS.cpp | 43 + .../gdb-remote/GDBRemoteCommunicationServerLLGS.h | 2 + lldb/source/Plugins/SymbolFile/DWARF/DIERef.h | 4 - .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 70 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 7 +- lldb/source/Utility/FileCollector.cpp | 7 +- lldb/tools/lldb-test/lldb-test.cpp | 1 + lldb/unittests/Utility/FileCollectorTest.cpp | 6 +- llvm/docs/LangRef.rst | 57 +- llvm/docs/SourceLevelDebugging.rst | 17 +- llvm/include/llvm/ADT/DenseMapInfo.h | 16 + llvm/include/llvm/ADT/STLExtras.h | 27 + llvm/include/llvm/Analysis/MemorySSAUpdater.h | 8 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 34 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 18 + llvm/include/llvm/BinaryFormat/Dwarf.def | 1 + llvm/include/llvm/BinaryFormat/Dwarf.h | 5 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 2 + llvm/include/llvm/CodeGen/GlobalISel/Localizer.h | 12 +- llvm/include/llvm/CodeGen/LiveInterval.h | 38 + llvm/include/llvm/CodeGen/MIRYamlMapping.h | 18 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 19 + llvm/include/llvm/IR/DerivedTypes.h | 68 +- llvm/include/llvm/IR/Instructions.h | 15 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 20 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 28 +- llvm/include/llvm/IR/RemarkStreamer.h | 12 +- llvm/include/llvm/IR/Type.h | 1 + llvm/include/llvm/LTO/Config.h | 3 + llvm/include/llvm/LTO/LTO.h | 5 +- llvm/include/llvm/MC/MCContext.h | 15 - llvm/include/llvm/MCA/HardwareUnits/LSUnit.h | 2 +- llvm/include/llvm/Support/AMDHSAKernelDescriptor.h | 1 + llvm/include/llvm/Support/ScalableSize.h | 43 + .../Vectorize/LoopVectorizationLegality.h | 16 +- llvm/lib/Analysis/InstructionSimplify.cpp | 19 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 30 +- llvm/lib/Analysis/ScalarEvolution.cpp | 44 +- llvm/lib/Analysis/ScalarEvolutionExpander.cpp | 4 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 14 + llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 13 +- llvm/lib/AsmParser/LLToken.h | 1 + llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 6 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 5 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h | 2 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 13 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 92 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 33 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/Legalizer.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 223 ++- llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp | 1 - llvm/lib/CodeGen/HardwareLoops.cpp | 16 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 9 + llvm/lib/CodeGen/MIRPrinter.cpp | 5 +- llvm/lib/CodeGen/MachineFrameInfo.cpp | 4 +- llvm/lib/CodeGen/MachineVerifier.cpp | 29 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 22 +- llvm/lib/CodeGen/SafeStack.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 66 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h | 1 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 23 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 + llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 101 +- llvm/lib/IR/AsmWriter.cpp | 5 +- llvm/lib/IR/DebugInfoMetadata.cpp | 6 +- llvm/lib/IR/LLVMContextImpl.h | 2 +- llvm/lib/IR/RemarkStreamer.cpp | 37 +- llvm/lib/IR/Type.cpp | 13 +- llvm/lib/IR/Verifier.cpp | 35 + llvm/lib/LTO/LTO.cpp | 6 +- llvm/lib/LTO/LTOBackend.cpp | 8 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 10 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 3 +- llvm/lib/MC/MCContext.cpp | 8 - .../Target/AArch64/AArch64InstructionSelector.cpp | 160 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 4 + llvm/lib/Target/AMDGPU/AMDGPU.h | 11 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 85 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 190 ++- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 70 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 14 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 336 ++++ llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 80 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 22 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDKernelCodeT.h | 8 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 32 + llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 + llvm/lib/Target/AMDGPU/DSInstructions.td | 6 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 14 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.h | 2 + llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 2 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 7 +- llvm/lib/Target/AMDGPU/GCNRegPressure.h | 47 + llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp | 28 +- llvm/lib/Target/AMDGPU/GCNSchedStrategy.h | 3 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 4 + llvm/lib/Target/AMDGPU/SIDefines.h | 7 - llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 60 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 2 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 18 + llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 28 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 62 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 13 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 7 + llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 68 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 7 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 7 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp | 23 + llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.h | 4 + llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTInfo.h | 1 + llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARM/ARM.h | 6 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 24 +- llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp | 146 ++ llvm/lib/Target/ARM/ARMBasicBlockInfo.h | 48 + llvm/lib/Target/ARM/ARMComputeBlockSize.cpp | 80 - llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 158 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 26 + llvm/lib/Target/ARM/ARMInstrMVE.td | 988 +++++++++--- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 4 - llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 92 +- llvm/lib/Target/ARM/CMakeLists.txt | 2 +- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 12 +- .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 41 + llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp | 90 +- llvm/lib/Target/Mips/MicroMipsInstrFPU.td | 2 +- llvm/lib/Target/Mips/MicroMipsInstrInfo.td | 3 +- llvm/lib/Target/Mips/Mips64InstrInfo.td | 29 +- llvm/lib/Target/Mips/MipsInstrFormats.td | 1 + llvm/lib/Target/Mips/MipsScheduleP5600.td | 3 +- llvm/lib/Target/PowerPC/PPCCallingConv.cpp | 54 + llvm/lib/Target/PowerPC/PPCCallingConv.td | 7 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 119 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 17 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 12 + llvm/lib/Target/PowerPC/PPCInstrSPE.td | 12 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 18 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 1 + llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 3 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 1 + llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 10 +- .../Target/X86/MCTargetDesc/X86InstComments.cpp | 6 + llvm/lib/Target/X86/X86FastISel.cpp | 18 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 246 +-- llvm/lib/Target/X86/X86ISelLowering.cpp | 120 +- llvm/lib/Target/X86/X86InstrAVX512.td | 90 +- llvm/lib/Target/X86/X86InstrCompiler.td | 12 +- llvm/lib/Target/X86/X86InstrFoldTables.cpp | 36 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 56 +- llvm/lib/Target/X86/X86InstrSSE.td | 164 +- llvm/lib/Target/X86/X86InstructionSelector.cpp | 20 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 35 + llvm/lib/Target/X86/X86TargetTransformInfo.h | 2 + .../Transforms/InstCombine/InstCombineCalls.cpp | 24 + .../Instrumentation/HWAddressSanitizer.cpp | 73 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 9 +- llvm/lib/Transforms/Scalar/GVN.cpp | 3 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 103 +- .../Scalar/InductiveRangeCheckElimination.cpp | 5 +- llvm/lib/Transforms/Scalar/InferAddressSpaces.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 3 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 7 +- llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 2 +- llvm/lib/Transforms/Utils/LoopUnrollRuntime.cpp | 9 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 105 +- .../Vectorize/LoopVectorizationLegality.cpp | 32 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 15 +- llvm/test/Analysis/CostModel/ARM/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/PowerPC/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/RISCV/lit.local.cfg | 1 - llvm/test/Analysis/CostModel/X86/lit.local.cfg | 1 - .../Analysis/MemorySSA/loop-rotate-inv-template.ll | 27 + llvm/test/Analysis/MemorySSA/update_unroll.ll | 51 + llvm/test/Assembler/diexpression.ll | 6 +- llvm/test/Bitcode/compatibility.ll | 4 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 34 +- .../AArch64/GlobalISel/arm64-regbankselect.mir | 2 +- .../CodeGen/AArch64/GlobalISel/call-translator.ll | 2 +- .../GlobalISel/fp128-legalize-crash-pr35690.mir | 2 +- .../GlobalISel/legalizer-info-validation.mir | 2 +- .../AArch64/GlobalISel/localizer-arm64-tti.ll | 62 + llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 87 + .../CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir | 291 ++++ .../prelegalizercombiner-extending-loads.mir | 2 + .../AArch64/GlobalISel/select-gv-cmodel-large.mir | 2 +- .../AArch64/GlobalISel/select-gv-cmodel-tiny.mir | 2 +- .../CodeGen/AArch64/aarch64-mov-debug-locs.mir | 12 +- .../CodeGen/AArch64/branch-target-enforcment.mir | 4 +- llvm/test/CodeGen/AArch64/cfi_restore.mir | 4 +- .../test/CodeGen/AArch64/dbg-declare-tag-offset.ll | 47 + .../dont-shrink-wrap-stack-mayloadorstore.mir | 4 +- llvm/test/CodeGen/AArch64/max-jump-table.ll | 48 +- llvm/test/CodeGen/AArch64/min-jump-table.ll | 30 +- .../CodeGen/AArch64/reverse-csr-restore-seq.mir | 2 +- .../CodeGen/AArch64/spill-stack-realignment.mir | 4 +- llvm/test/CodeGen/AArch64/stack-id-pei-alloc.mir | 20 +- .../AArch64/stack-id-stackslot-scavenging.mir | 2 +- llvm/test/CodeGen/AArch64/win64-jumptable.ll | 52 +- llvm/test/CodeGen/AArch64/wineh-frame5.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame6.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh-frame8.mir | 4 +- llvm/test/CodeGen/AArch64/wineh1.mir | 20 +- llvm/test/CodeGen/AArch64/wineh2.mir | 30 +- llvm/test/CodeGen/AArch64/wineh3.mir | 28 +- llvm/test/CodeGen/AArch64/wineh4.mir | 28 +- llvm/test/CodeGen/AArch64/wineh5.mir | 20 +- llvm/test/CodeGen/AArch64/wineh6.mir | 18 +- llvm/test/CodeGen/AArch64/wineh7.mir | 14 +- llvm/test/CodeGen/AArch64/wineh8.mir | 28 +- llvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 59 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 309 ++++ .../GlobalISel/irtranslator-fast-math-flags.ll | 31 + .../irtranslator-readnone-intrinsic-callsite.ll | 21 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 30 + .../regbankselect-amdgcn-s-buffer-load.mir | 20 +- .../GlobalISel/regbankselect-amdgcn.div.scale.mir | 67 + .../CodeGen/AMDGPU/constant-fold-mi-operands.ll | 4 +- llvm/test/CodeGen/AMDGPU/fold-readlane.mir | 250 +++ llvm/test/CodeGen/AMDGPU/gws-hazards.mir | 103 ++ .../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 14 +- .../CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll | 14 + llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 59 + .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll | 179 +++ .../test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll | 119 ++ .../CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 50 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll | 46 +- .../CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll | 84 + ...galizer-multiple-mem-operands-nontemporal-1.mir | 6 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 6 +- llvm/test/CodeGen/AMDGPU/nop-data.ll | 2 +- .../test/CodeGen/AMDGPU/promote-alloca-lifetime.ll | 28 +- .../propagate-attributes-bitcast-function.ll | 23 + .../CodeGen/AMDGPU/propagate-attributes-clone.ll | 87 + .../AMDGPU/propagate-attributes-single-set.ll | 72 + llvm/test/CodeGen/AMDGPU/s_addk_i32.ll | 7 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 94 +- llvm/test/CodeGen/AMDGPU/s_mulk_i32.ll | 4 +- llvm/test/CodeGen/AMDGPU/salu-to-valu.ll | 30 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 2 +- .../CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir | 14 +- llvm/test/CodeGen/AMDGPU/sopk-compares.ll | 4 +- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 4 +- llvm/test/CodeGen/AMDGPU/sub.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/subvector-test.mir | 37 + .../CodeGen/AMDGPU/tail-duplication-convergent.ll | 48 + .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- llvm/test/CodeGen/ARC/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/cmpxchg-idioms.ll | 4 +- llvm/test/CodeGen/ARM/constant-island-movwt.mir | 20 +- llvm/test/CodeGen/ARM/fp16-litpool-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir | 4 +- llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir | 2 +- llvm/test/CodeGen/ARM/lit.local.cfg | 1 - llvm/test/CodeGen/ARM/misched-fusion-aes.ll | 17 +- llvm/test/CodeGen/ARM/mve-vpt-block.mir | 6 +- .../CodeGen/ARM/register-scavenger-exceptions.mir | 6 +- llvm/test/CodeGen/ARM/vector-spilling.ll | 4 +- llvm/test/CodeGen/AVR/lit.local.cfg | 1 - llvm/test/CodeGen/Generic/lit.local.cfg | 1 - llvm/test/CodeGen/Hexagon/lit.local.cfg | 1 - .../CodeGen/Hexagon/loop-idiom/memmove-rt-check.ll | 2 +- llvm/test/CodeGen/Lanai/lit.local.cfg | 1 - .../CodeGen/MIR/AArch64/mirCanonCopyCopyProp.mir | 14 +- .../CodeGen/MIR/AArch64/mirCanonIdempotent.mir | 14 +- .../MIR/AArch64/stack-object-local-offset.mir | 2 +- llvm/test/CodeGen/MIR/AMDGPU/stack-id.mir | 20 +- llvm/test/CodeGen/MIR/Generic/lit.local.cfg | 1 - .../CodeGen/MIR/X86/branch-folder-with-label.mir | 8 +- llvm/test/CodeGen/MIR/X86/diexpr-win32.mir | 10 +- llvm/test/CodeGen/MIR/X86/fixed-stack-di.mir | 2 +- llvm/test/CodeGen/MIR/X86/fixed-stack-objects.mir | 2 +- llvm/test/CodeGen/MIR/X86/memory-operands.mir | 6 +- .../MIR/X86/spill-slot-fixed-stack-objects.mir | 2 +- llvm/test/CodeGen/MIR/X86/stack-objects.mir | 6 +- .../MIR/X86/variable-sized-stack-objects.mir | 4 +- llvm/test/CodeGen/MSP430/lit.local.cfg | 1 - .../GlobalISel/instruction-select/pointers.mir | 2 +- .../GlobalISel/instruction-select/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/mul.mir | 8 +- .../CodeGen/Mips/GlobalISel/legalizer/pointers.mir | 2 +- .../Mips/GlobalISel/legalizer/stack_args.mir | 2 +- .../test/CodeGen/Mips/GlobalISel/legalizer/sub.mir | 8 +- .../Mips/GlobalISel/regbankselect/pointers.mir | 2 +- .../Mips/GlobalISel/regbankselect/stack_args.mir | 2 +- llvm/test/CodeGen/Mips/lit.local.cfg | 1 - llvm/test/CodeGen/Mips/micromips-eva.mir | 2 +- .../CodeGen/Mips/micromips-short-delay-slot.mir | 2 +- .../micromips-sizereduction/micromips-lwp-swp.mir | 24 +- .../micromips-sizereduction/micromips-movep.mir | 4 +- .../micromips-no-lwp-swp.mir | 16 +- .../PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir | 6 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 10 +- llvm/test/CodeGen/PowerPC/legalize-vaarg.ll | 52 + llvm/test/CodeGen/PowerPC/lit.local.cfg | 1 - llvm/test/CodeGen/PowerPC/setcr_bc.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc2.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc3.mir | 2 +- llvm/test/CodeGen/PowerPC/spe.ll | 8 +- llvm/test/CodeGen/RISCV/calls.ll | 124 ++ llvm/test/CodeGen/RISCV/split-offsets.ll | 126 ++ llvm/test/CodeGen/SPARC/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/debuginstr-02.mir | 2 +- llvm/test/CodeGen/SystemZ/int-add-08.ll | 10 +- llvm/test/CodeGen/SystemZ/int-add-18.mir | 20 + llvm/test/CodeGen/SystemZ/int-sub-05.ll | 10 +- llvm/test/CodeGen/SystemZ/lit.local.cfg | 1 - llvm/test/CodeGen/SystemZ/subregliveness-06.mir | 4 +- llvm/test/CodeGen/Thumb/PR36658.mir | 4 +- llvm/test/CodeGen/Thumb/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/high-reg-spill.mir | 2 +- llvm/test/CodeGen/Thumb2/ifcvt-cbz.mir | 12 +- llvm/test/CodeGen/Thumb2/lit.local.cfg | 1 - llvm/test/CodeGen/Thumb2/peephole-cmp.mir | 2 +- llvm/test/CodeGen/WinEH/lit.local.cfg | 1 - llvm/test/CodeGen/X86/GC/lit.local.cfg | 1 - .../CodeGen/X86/GlobalISel/select-fconstant.mir | 40 +- .../X86/GlobalISel/x32-select-frameIndex.mir | 2 +- .../X86/GlobalISel/x86-legalize-inttoptr.mir | 2 +- .../X86/GlobalISel/x86-legalize-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-legalize-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-legalize-urem.mir | 12 +- .../X86/GlobalISel/x86-select-frameIndex.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-inttoptr.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-select-srem.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-udiv.mir | 12 +- .../CodeGen/X86/GlobalISel/x86-select-urem.mir | 12 +- .../X86/GlobalISel/x86_64-select-frameIndex.mir | 2 +- llvm/test/CodeGen/X86/PR37310.mir | 4 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 4 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 48 +- llvm/test/CodeGen/X86/evex-to-vex-compress.mir | 20 +- llvm/test/CodeGen/X86/fast-isel-fneg-kill.ll | 2 +- llvm/test/CodeGen/X86/legalize-vaarg.ll | 79 + llvm/test/CodeGen/X86/lit.local.cfg | 1 - .../CodeGen/X86/merge-consecutive-stores-nt.ll | 268 +++- llvm/test/CodeGen/X86/movtopush.mir | 6 +- llvm/test/CodeGen/X86/non-value-mem-operand.mir | 6 +- llvm/test/CodeGen/X86/nontemporal-2.ll | 12 +- llvm/test/CodeGen/X86/nontemporal-3.ll | 1189 +++++++++----- llvm/test/CodeGen/X86/nontemporal-loads-2.ll | 1395 ++++++++++++++++ ...ower-of-two-or-zero-when-comparing-with-zero.ll | 256 +++ llvm/test/CodeGen/X86/popcnt.ll | 646 ++++++++ llvm/test/CodeGen/X86/pr30821.mir | 24 +- llvm/test/CodeGen/X86/prologepilog_deref_size.mir | 2 +- llvm/test/CodeGen/X86/promote.ll | 10 +- llvm/test/CodeGen/X86/regalloc-copy-hints.mir | 2 +- llvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir | 4 +- llvm/test/CodeGen/X86/widen_load-3.ll | 48 + .../CodeGen/X86/win_coreclr_chkstk_liveins.mir | 2 +- llvm/test/CodeGen/XCore/lit.local.cfg | 1 - llvm/test/DebugInfo/AArch64/asan-stack-vars.mir | 60 +- .../AArch64/compiler-gen-bbs-livedebugvalues.mir | 6 +- llvm/test/DebugInfo/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/ARM/cfi-eof-prologue.mir | 8 +- llvm/test/DebugInfo/ARM/lit.local.cfg | 1 - llvm/test/DebugInfo/Generic/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/AArch64/lit.local.cfg | 1 - llvm/test/DebugInfo/MIR/ARM/lit.local.cfg | 1 - .../MIR/ARM/live-debug-values-reg-copy.mir | 8 +- llvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir | 6 +- llvm/test/DebugInfo/MIR/Mips/lit.local.cfg | 1 - .../MIR/Mips/live-debug-values-reg-copy.mir | 8 +- .../DebugInfo/MIR/X86/dbg-stack-value-range.mir | 4 +- llvm/test/DebugInfo/MIR/X86/debug-loc-0.mir | 2 +- llvm/test/DebugInfo/MIR/X86/kill-after-spill.mir | 16 +- .../MIR/X86/live-debug-values-reg-copy.mir | 6 +- .../MIR/X86/live-debug-values-restore.mir | 14 +- llvm/test/DebugInfo/MIR/lit.local.cfg | 1 - llvm/test/DebugInfo/SystemZ/lit.local.cfg | 1 - llvm/test/DebugInfo/X86/debug-loc-asan.mir | 22 +- llvm/test/DebugInfo/X86/debug-loc-offset.mir | 14 +- llvm/test/DebugInfo/X86/dw_op_minus.mir | 4 +- llvm/test/DebugInfo/X86/live-debug-vars-dse.mir | 2 +- llvm/test/DebugInfo/X86/pr19307.mir | 10 +- llvm/test/DebugInfo/X86/prolog-params.mir | 8 +- .../test/ExecutionEngine/JITLink/X86/lit.local.cfg | 1 - .../RuntimeDyld/AArch64/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/ARM/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/Mips/lit.local.cfg | 1 - .../RuntimeDyld/PowerPC/lit.local.cfg | 1 - .../RuntimeDyld/SystemZ/lit.local.cfg | 1 - .../ExecutionEngine/RuntimeDyld/X86/lit.local.cfg | 1 - .../AddressSanitizer/X86/lit.local.cfg | 1 - .../HWAddressSanitizer/dbg-declare-tag-offset.ll | 50 + .../Instrumentation/HWAddressSanitizer/prologue.ll | 7 +- .../InstrProfiling/X86/lit.local.cfg | 1 - llvm/test/JitListener/lit.local.cfg | 1 - llvm/test/MC/AMDGPU/hsa-diag-v3.s | 41 + llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 223 +++ llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} | 22 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 65 + llvm/test/MC/AMDGPU/hsa.s | 4 +- llvm/test/MC/AMDGPU/hsa_isa_version_attrs.s | 2 + llvm/test/MC/ARM/AlignedBundling/lit.local.cfg | 1 - llvm/test/MC/ARM/lit.local.cfg | 1 - llvm/test/MC/ARM/mve-minmax.s | 58 + llvm/test/MC/ARM/mve-shifts.s | 576 +++++++ llvm/test/MC/AVR/lit.local.cfg | 1 - llvm/test/MC/AsmParser/lit.local.cfg | 1 - llvm/test/MC/BPF/lit.local.cfg | 1 - llvm/test/MC/COFF/ARM/lit.local.cfg | 1 - llvm/test/MC/COFF/cv-loc-unreachable-2.s | 2 +- llvm/test/MC/COFF/cv-loc-unreachable.s | 2 +- llvm/test/MC/COFF/lit.local.cfg | 1 - llvm/test/MC/Disassembler/AArch64/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARM/lit.local.cfg | 1 - llvm/test/MC/Disassembler/ARM/mve-minmax.txt | 48 + llvm/test/MC/Disassembler/ARM/mve-shifts.txt | 585 +++++++ llvm/test/MC/Disassembler/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Lanai/lit.local.cfg | 1 - llvm/test/MC/Disassembler/MSP430/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Mips/lit.local.cfg | 1 - llvm/test/MC/Disassembler/PowerPC/lit.local.cfg | 1 - llvm/test/MC/Disassembler/RISCV/lit.local.cfg | 1 - llvm/test/MC/Disassembler/Sparc/lit.local.cfg | 1 - llvm/test/MC/Disassembler/SystemZ/lit.local.cfg | 1 - .../test/MC/Disassembler/WebAssembly/lit.local.cfg | 1 - llvm/test/MC/Disassembler/X86/lit.local.cfg | 1 - llvm/test/MC/ELF/lit.local.cfg | 1 - llvm/test/MC/Hexagon/lit.local.cfg | 1 - llvm/test/MC/Lanai/lit.local.cfg | 1 - llvm/test/MC/MSP430/lit.local.cfg | 1 - llvm/test/MC/MachO/AArch64/lit.local.cfg | 1 - llvm/test/MC/MachO/ARM/lit.local.cfg | 1 - llvm/test/MC/MachO/lit.local.cfg | 1 - llvm/test/MC/Mips/lit.local.cfg | 1 - llvm/test/MC/RISCV/lit.local.cfg | 1 - llvm/test/MC/Sparc/lit.local.cfg | 1 - llvm/test/MC/X86/AlignedBundling/lit.local.cfg | 1 - llvm/test/MachineVerifier/test_g_intrinsic.mir | 38 + .../test_g_intrinsic_w_side_effects.mir | 35 + llvm/test/Object/X86/lit.local.cfg | 1 - llvm/test/ObjectYAML/MachO/virtual_section.yaml | 226 +++ llvm/test/Other/X86/lit.local.cfg | 1 - .../test/ThinLTO/X86/diagnostic-handler-remarks.ll | 1 + llvm/test/ThinLTO/X86/lit.local.cfg | 1 - .../Transforms/ArgumentPromotion/X86/lit.local.cfg | 1 - .../Transforms/AtomicExpand/AArch64/lit.local.cfg | 1 - .../test/Transforms/AtomicExpand/ARM/lit.local.cfg | 1 - .../Transforms/CodeExtractor/X86/lit.local.cfg | 1 - .../CodeGenPrepare/AArch64/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/AMDGPU/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/ARM/lit.local.cfg | 1 - .../Transforms/CodeGenPrepare/X86/lit.local.cfg | 1 - .../ConstantHoisting/PowerPC/lit.local.cfg | 1 - .../Transforms/ConstantHoisting/X86/lit.local.cfg | 1 - .../Transforms/DivRemPairs/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/DivRemPairs/X86/lit.local.cfg | 1 - llvm/test/Transforms/EarlyCSE/commute.ll | 16 + .../test/Transforms/ExpandMemCmp/X86/lit.local.cfg | 1 - .../Transforms/GlobalOpt/PowerPC/lit.local.cfg | 1 - .../Transforms/HardwareLoops/ARM/lit.local.cfg | 1 - .../test/Transforms/HardwareLoops/ARM/structure.ll | 76 + .../HardwareLoops/unconditional-latch.ll | 46 + .../test/Transforms/HotColdSplit/X86/lit.local.cfg | 1 - .../IndVarSimplify/2011-10-27-lftrnull.ll | 4 +- .../IndVarSimplify/2011-11-01-lftrptr.ll | 10 +- .../Transforms/IndVarSimplify/exit_value_tests.ll | 41 +- .../Transforms/IndVarSimplify/lftr-dead-ivs.ll | 8 +- llvm/test/Transforms/IndVarSimplify/lftr.ll | 33 +- llvm/test/Transforms/IndVarSimplify/pr39673.ll | 4 +- .../Transforms/InferAddressSpaces/AMDGPU/icmp.ll | 26 +- .../AMDGPU/infer-addrspacecast.ll | 4 +- .../InferAddressSpaces/AMDGPU/intrinsics.ll | 20 +- .../InferAddressSpaces/AMDGPU/lit.local.cfg | 1 - .../InferAddressSpaces/AMDGPU/no-flat-addrspace.ll | 13 + .../AMDGPU/redundant-addrspacecast.ll | 27 + .../Transforms/InferAddressSpaces/AMDGPU/select.ll | 18 +- .../InferAddressSpaces/AMDGPU/volatile.ll | 9 +- llvm/test/Transforms/Inline/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/Inline/X86/lit.local.cfg | 1 - .../InstCombine/AMDGPU/amdgcn-intrinsics.ll | 163 +- .../Transforms/InstCombine/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/InstCombine/with_overflow.ll | 1 + llvm/test/Transforms/InstSimplify/call.ll | 16 +- .../LoadStoreVectorizer/AMDGPU/lit.local.cfg | 1 - .../LoadStoreVectorizer/NVPTX/lit.local.cfg | 1 - .../LoadStoreVectorizer/X86/lit.local.cfg | 1 - .../test/Transforms/LoopIdiom/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopIdiom/X86/lit.local.cfg | 1 - .../LoopIdiom/X86/unordered-atomic-memcpy.ll | 8 +- llvm/test/Transforms/LoopIdiom/basic.ll | 12 +- .../LoopIdiom/memcpy-debugify-remarks.ll | 2 +- llvm/test/Transforms/LoopReroll/basic.ll | 2 +- llvm/test/Transforms/LoopReroll/complex_reroll.ll | 2 +- llvm/test/Transforms/LoopReroll/nonconst_lb.ll | 4 +- llvm/test/Transforms/LoopReroll/ptrindvar.ll | 2 +- .../LoopStrengthReduce/2011-10-06-ReusePhi.ll | 4 +- .../LoopStrengthReduce/AMDGPU/lit.local.cfg | 1 - .../LoopStrengthReduce/ARM/lit.local.cfg | 1 - .../LoopStrengthReduce/X86/lit.local.cfg | 1 - .../LoopStrengthReduce/post-inc-icmpzero.ll | 2 +- .../Transforms/LoopUnroll/AArch64/lit.local.cfg | 1 - .../Transforms/LoopUnroll/AMDGPU/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/ARM/lit.local.cfg | 1 - .../Transforms/LoopUnroll/Hexagon/lit.local.cfg | 1 - .../Transforms/LoopUnroll/PowerPC/lit.local.cfg | 1 - llvm/test/Transforms/LoopUnroll/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/AArch64/lit.local.cfg | 1 - .../Transforms/LoopVectorize/ARM/lit.local.cfg | 1 - .../Transforms/LoopVectorize/PowerPC/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/lit.local.cfg | 1 - .../Transforms/LoopVectorize/X86/nontemporal.ll | 112 ++ .../X86/x86_fp80-interleaved-access.ll | 29 + llvm/test/Transforms/LoopVectorize/nontemporal.ll | 10 +- llvm/test/Transforms/PGOProfile/X86/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/AMDGPU/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/SystemZ/lit.local.cfg | 1 - .../Transforms/SLPVectorizer/X86/lit.local.cfg | 1 - .../Transforms/SafeStack/AArch64/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/ARM/lit.local.cfg | 1 - llvm/test/Transforms/SafeStack/X86/lit.local.cfg | 1 - .../AMDGPU/lit.local.cfg | 1 - .../SeparateConstOffsetFromGEP/NVPTX/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/SPARC/lit.local.cfg | 1 - llvm/test/Transforms/SimplifyCFG/X86/lit.local.cfg | 1 - .../Transforms/SimplifyCFG/sink-common-code.ll | 44 + llvm/test/Transforms/SimplifyCFG/switch-profmd.ll | 35 + .../Transforms/StackProtector/X86/lit.local.cfg | 1 - .../ThinLTOBitcodeWriter/x86/lit.local.cfg | 1 - .../intrinsic-arg-overloading-struct-ret.ll | 79 + llvm/test/Verifier/scalable-aggregates.ll | 27 + llvm/test/Verifier/scalable-global-vars.ll | 26 + llvm/test/tools/dsymutil/ARM/lit.local.cfg | 1 - llvm/test/tools/gold/X86/opt-remarks.ll | 2 + llvm/test/tools/llvm-lib/lit.local.cfg | 1 - llvm/test/tools/llvm-lto2/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mc/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/SystemZ/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/X86/lit.local.cfg | 1 - llvm/test/tools/llvm-mca/lit.local.cfg | 1 - .../tools/llvm-objcopy/ELF/cross-arch-headers.test | 12 + .../ELF/overlapping-sections-in-segments.test | 1 + .../llvm-objcopy/ELF/overlapping-sections.test | 1 + .../tools/llvm-objcopy/ELF/same-file-strip.test | 26 + llvm/test/tools/llvm-objdump/Mips/lit.local.cfg | 1 - .../tools/llvm-objdump/PowerPC/branch-offset.s | 4 +- .../tools/llvm-objdump/X86/print-symbol-addr.s | 35 +- llvm/test/tools/llvm-readobj/AArch64/lit.local.cfg | 1 - llvm/test/tools/llvm-readobj/ARM/lit.local.cfg | 1 - llvm/test/tools/llvm-readobj/hex-dump-multi.s | 21 + llvm/test/tools/llvm-readobj/hex-dump.test | 59 + llvm/test/tools/llvm-readobj/hexdump.test | 32 - llvm/test/tools/llvm-readobj/print-hex.test | 26 - llvm/test/tools/llvm-readobj/string-dump-multi.s | 21 + llvm/test/tools/llvm-readobj/string-dump.test | 17 +- llvm/tools/gold/gold-plugin.cpp | 4 + llvm/tools/llc/llc.cpp | 8 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 6 + llvm/tools/llvm-mca/Views/BottleneckAnalysis.cpp | 104 +- llvm/tools/llvm-mca/Views/BottleneckAnalysis.h | 53 +- llvm/tools/llvm-mca/llvm-mca.cpp | 6 +- llvm/tools/llvm-objcopy/CopyConfig.cpp | 19 +- llvm/tools/llvm-objcopy/CopyConfig.h | 7 +- llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 8 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 39 +- llvm/tools/llvm-readobj/ObjDumper.cpp | 209 +-- llvm/tools/llvm-readobj/ObjDumper.h | 6 +- llvm/tools/llvm-readobj/llvm-readobj.cpp | 8 +- llvm/tools/opt/opt.cpp | 8 +- llvm/tools/yaml2obj/yaml2macho.cpp | 18 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 46 + llvm/unittests/IR/CMakeLists.txt | 1 + llvm/unittests/IR/VectorTypesTest.cpp | 164 ++ llvm/utils/UpdateTestChecks/asm.py | 69 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 8 - llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 8 +- .../gn/secondary/compiler-rt/lib/hwasan/BUILD.gn | 2 + llvm/utils/gn/secondary/compiler-rt/test/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 2 +- llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 + llvm/utils/lit/lit/TestRunner.py | 1 + polly/lib/Transform/ScopInliner.cpp | 1 + .../CodeGen/partial_write_in_region_with_loop.ll | 2 +- .../Isl/CodeGen/scev_expansion_in_nonaffine.ll | 4 +- 795 files changed, 22045 insertions(+), 5182 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/fuchsia/DefaultArgumentsCallsCheck.cpp copy clang-tools-extra/clang-tidy/fuchsia/{DefaultArgumentsCheck.h => DefaultArgum [...] delete mode 100644 clang-tools-extra/clang-tidy/fuchsia/DefaultArgumentsCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/fuchsia/DefaultArgumentsDeclaratio [...] rename clang-tools-extra/clang-tidy/fuchsia/{DefaultArgumentsCheck.h => DefaultArg [...] create mode 100644 clang-tools-extra/clangd/refactor/tweaks/DumpAST.cpp rename clang-tools-extra/docs/clang-tidy/checks/{fuchsia-default-arguments.rst => [...] create mode 100644 clang-tools-extra/docs/clang-tidy/checks/fuchsia-default-argume [...] create mode 100644 clang-tools-extra/test/clang-tidy/fuchsia-default-arguments-calls.cpp rename clang-tools-extra/test/clang-tidy/{fuchsia-default-arguments.cpp => fuchsia [...] rename clang/{include/clang/Basic => lib/Sema}/OpenCLBuiltins.td (100%) create mode 100644 clang/test/AST/ast-dump-decl-json.c create mode 100644 clang/test/AST/ast-dump-funcs-json.cpp create mode 100644 clang/test/CodeGen/arm-vfp16-arguments2.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-var-template-partial-spec.cpp create mode 100644 clang/test/CodeGenCXX/designated-init.cpp create mode 100644 compiler-rt/lib/scudo/standalone/allocator_config.h create mode 100644 compiler-rt/lib/scudo/standalone/combined.h create mode 100644 compiler-rt/lib/scudo/standalone/tests/combined_test.cc create mode 100644 compiler-rt/test/asan/TestCases/Darwin/asan-symbolize-partial-r [...] create mode 100644 compiler-rt/test/asan/TestCases/Darwin/asan-symbolize-partial-r [...] create mode 100644 compiler-rt/test/gwp_asan/double_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/double_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/double_free.cpp delete mode 100644 compiler-rt/test/gwp_asan/dummy_test.cc create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_overflow.cpp create mode 100644 compiler-rt/test/gwp_asan/heap_buffer_underflow.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_left.cpp create mode 100644 compiler-rt/test/gwp_asan/invalid_free_right.cpp create mode 100644 compiler-rt/test/gwp_asan/page_size.h create mode 100644 compiler-rt/test/gwp_asan/realloc.cpp create mode 100644 compiler-rt/test/gwp_asan/repeated_alloc.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_delete.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_deletea.cpp create mode 100644 compiler-rt/test/gwp_asan/use_after_free.cpp delete mode 100644 libcxx/test/std/containers/associative/map/map.cons/deduct.fail.cpp delete mode 100644 libcxx/test/std/containers/associative/map/map.cons/deduct.pass.cpp delete mode 100644 libcxx/test/std/containers/associative/map/map.cons/deduct_cons [...] delete mode 100644 libcxx/test/std/containers/associative/multimap/multimap.cons/d [...] delete mode 100644 libcxx/test/std/containers/associative/multimap/multimap.cons/d [...] delete mode 100644 libcxx/test/std/containers/associative/multimap/multimap.cons/d [...] create mode 100644 libcxx/test/std/utilities/variant/variant.variant/variant.assig [...] create mode 100644 libcxx/test/std/utilities/variant/variant.variant/variant.ctor/ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 lldb/packages/Python/lldbsuite/test/tools/lldb-server/libraries [...] create mode 100644 llvm/include/llvm/Support/ScalableSize.h create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUPropagateAttributes.cpp create mode 100644 llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp delete mode 100644 llvm/lib/Target/ARM/ARMComputeBlockSize.cpp create mode 100644 llvm/test/Analysis/MemorySSA/loop-rotate-inv-template.ll create mode 100644 llvm/test/Analysis/MemorySSA/update_unroll.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/localizer-arm64-tti.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/opt-fold-cmn.mir create mode 100644 llvm/test/CodeGen/AArch64/dbg-declare-tag-offset.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-fast-math-flags.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-readnone-intri [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.div.scale.mir create mode 100644 llvm/test/CodeGen/AMDGPU/fold-readlane.mir create mode 100644 llvm/test/CodeGen/AMDGPU/gws-hazards.mir create mode 100644 llvm/test/CodeGen/AMDGPU/hsa-metadata-wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.barrier.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-bitcast-function.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-clone.ll create mode 100644 llvm/test/CodeGen/AMDGPU/propagate-attributes-single-set.ll create mode 100644 llvm/test/CodeGen/AMDGPU/subvector-test.mir create mode 100644 llvm/test/CodeGen/PowerPC/legalize-vaarg.ll create mode 100644 llvm/test/CodeGen/RISCV/split-offsets.ll create mode 100644 llvm/test/CodeGen/SystemZ/int-add-18.mir create mode 100644 llvm/test/CodeGen/X86/legalize-vaarg.ll create mode 100644 llvm/test/CodeGen/X86/nontemporal-loads-2.ll create mode 100644 llvm/test/CodeGen/X86/omit-urem-of-power-of-two-or-zero-when-co [...] create mode 100644 llvm/test/Instrumentation/HWAddressSanitizer/dbg-declare-tag-offset.ll create mode 100644 llvm/test/MC/AMDGPU/hsa-gfx10-v3.s copy llvm/test/MC/AMDGPU/{hsa.s => hsa-gfx10.s} (91%) create mode 100644 llvm/test/MC/AMDGPU/hsa-wave-size.s create mode 100644 llvm/test/MC/ARM/mve-shifts.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-shifts.txt create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic.mir create mode 100644 llvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir create mode 100644 llvm/test/ObjectYAML/MachO/virtual_section.yaml create mode 100644 llvm/test/Transforms/HardwareLoops/unconditional-latch.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/no-flat-addrspace.ll create mode 100644 llvm/test/Transforms/InferAddressSpaces/AMDGPU/redundant-addrsp [...] create mode 100644 llvm/test/Transforms/LoopVectorize/X86/nontemporal.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/x86_fp80-interleaved-access.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switch-profmd.ll create mode 100644 llvm/test/Verifier/intrinsic-arg-overloading-struct-ret.ll create mode 100644 llvm/test/Verifier/scalable-aggregates.ll create mode 100644 llvm/test/Verifier/scalable-global-vars.ll create mode 100644 llvm/test/tools/llvm-objcopy/ELF/same-file-strip.test create mode 100644 llvm/test/tools/llvm-readobj/hex-dump-multi.s create mode 100644 llvm/test/tools/llvm-readobj/hex-dump.test delete mode 100644 llvm/test/tools/llvm-readobj/hexdump.test delete mode 100644 llvm/test/tools/llvm-readobj/print-hex.test create mode 100644 llvm/test/tools/llvm-readobj/string-dump-multi.s create mode 100644 llvm/unittests/IR/VectorTypesTest.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (48c3c12389 -> 02d8b5ab1c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/glibc. from 48c3c12389 Linux: Fix __glibc_has_include use for <sys/stat.h> and statx adds 78049de0a9 powerpc: refactor powerpc64 lrint/lrintf/llrint/llrintf adds 2166283fcc powerpc: Refactor powerpc32 lrint/lrintf/llrint/llrintf adds dee07df1a4 powerpc: Refactor powerpc64 lround/lroundf/llround/llroundf adds 112a0ae18b m68k: Remove vDSO support adds 02d8b5ab1c nl_NL locale: Correct the negative monetary format (bug 24614). No new revisions were added by this update. Summary of changes: ChangeLog | 151 +++++++++++++++++++++ localedata/Makefile | 1 + localedata/locales/nl_NL | 4 +- localedata/tst-strfmon1.c | 3 +- sysdeps/powerpc/fpu/s_lrintf.S | 1 - sysdeps/powerpc/fpu/s_lrintf.c | 1 + sysdeps/powerpc/powerpc32/fpu/Makefile | 6 + sysdeps/powerpc/powerpc32/fpu/s_llrint.c | 9 ++ sysdeps/powerpc/powerpc32/fpu/s_llrintf.c | 7 + sysdeps/powerpc/powerpc32/fpu/s_lrint.S | 40 ------ sysdeps/powerpc/powerpc32/fpu/s_lrint.c | 40 ++++++ .../powerpc32/power4/fpu/multiarch/Makefile | 5 + .../power4/fpu/multiarch/s_llrint-power6.S | 31 ----- .../power4/fpu/multiarch/s_llrint-power6.c | 2 + .../power4/fpu/multiarch/s_llrint-ppc32.S | 31 ----- .../power4/fpu/multiarch/s_llrint-ppc32.c | 2 + .../power4/fpu/multiarch/s_llrintf-power6.S | 26 ---- .../power4/fpu/multiarch/s_llrintf-power6.c | 2 + .../power4/fpu/multiarch/s_llrintf-ppc32.c | 2 + .../powerpc32/power4/fpu/multiarch/s_lrint-ppc32.S | 31 ----- .../powerpc32/power4/fpu/multiarch/s_lrint-ppc32.c | 2 + sysdeps/powerpc/powerpc32/power4/fpu/s_llrint.S | 39 ------ sysdeps/powerpc/powerpc32/power4/fpu/s_llrintf.S | 39 ------ sysdeps/powerpc/powerpc32/power6/fpu/s_llrint.S | 39 ------ sysdeps/powerpc/powerpc32/power6/fpu/s_llrintf.S | 39 ------ .../powerpc/powerpc64/be/fpu/multiarch/Makefile | 15 +- .../powerpc64/be/fpu/multiarch/s_llrint-power6x.c | 2 + .../powerpc64/be/fpu/multiarch/s_llrint-power8.c | 2 + .../powerpc64/be/fpu/multiarch/s_llrint-ppc64.c | 2 + .../powerpc64/{ => be}/fpu/multiarch/s_llrint.c | 0 .../powerpc64/{ => be}/fpu/multiarch/s_llrintf.c | 0 .../powerpc64/be/fpu/multiarch/s_llround-power5+.c | 2 + .../powerpc64/be/fpu/multiarch/s_llround-power6x.c | 2 + .../powerpc64/be/fpu/multiarch/s_llround-power8.c | 2 + .../powerpc64/be/fpu/multiarch/s_llround-ppc64.c | 2 + .../powerpc64/{ => be}/fpu/multiarch/s_llround.c | 0 .../powerpc64/be/fpu/multiarch/s_llroundf-ppc64.c | 2 + .../powerpc64/{ => be}/fpu/multiarch/s_llroundf.c | 0 .../powerpc64/{ => be}/fpu/multiarch/s_lrint.c | 0 .../powerpc64/{ => be}/fpu/multiarch/s_lround.c | 0 sysdeps/powerpc/powerpc64/fpu/Makefile | 7 + sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile | 6 +- .../powerpc64/fpu/multiarch/s_llrint-power6x.S | 30 ---- .../powerpc64/fpu/multiarch/s_llrint-power8.S | 30 ---- .../powerpc64/fpu/multiarch/s_llrint-ppc64.S | 30 ---- .../powerpc64/fpu/multiarch/s_llround-power5+.S | 31 ----- .../powerpc64/fpu/multiarch/s_llround-power6x.S | 31 ----- .../powerpc64/fpu/multiarch/s_llround-power8.S | 30 ---- .../powerpc64/fpu/multiarch/s_llround-ppc64.S | 27 ---- .../powerpc64/fpu/multiarch/s_llroundf-ppc64.S | 31 ----- sysdeps/powerpc/powerpc64/fpu/s_llrint.S | 45 ------ sysdeps/powerpc/powerpc64/fpu/s_llrint.c | 55 ++++++++ sysdeps/powerpc/powerpc64/fpu/s_llrintf.S | 1 - sysdeps/powerpc/powerpc64/fpu/s_llrintf.c | 1 + sysdeps/powerpc/powerpc64/fpu/s_llround.S | 86 ------------ sysdeps/powerpc/powerpc64/fpu/s_llround.c | 83 +++++++++++ sysdeps/powerpc/powerpc64/fpu/s_llroundf.S | 89 ------------ sysdeps/powerpc/powerpc64/fpu/s_llroundf.c | 83 +++++++++++ sysdeps/powerpc/powerpc64/fpu/s_lrint.S | 1 - sysdeps/powerpc/powerpc64/fpu/s_lrint.c | 1 + sysdeps/powerpc/powerpc64/fpu/s_lround.S | 1 - sysdeps/powerpc/powerpc64/fpu/s_lround.c | 1 + sysdeps/powerpc/powerpc64/fpu/s_lroundf.S | 1 - sysdeps/powerpc/powerpc64/fpu/s_lroundf.c | 1 + sysdeps/powerpc/powerpc64/power5+/fpu/s_llround.S | 56 -------- sysdeps/powerpc/powerpc64/power5+/fpu/s_llroundf.S | 1 - sysdeps/powerpc/powerpc64/power6x/fpu/s_llrint.S | 42 ------ sysdeps/powerpc/powerpc64/power6x/fpu/s_llround.S | 52 ------- sysdeps/powerpc/powerpc64/power6x/fpu/s_llroundf.S | 1 - sysdeps/powerpc/powerpc64/power8/fpu/s_llrint.S | 43 ------ sysdeps/powerpc/powerpc64/power8/fpu/s_llround.S | 47 ------- sysdeps/powerpc/powerpc64/power8/fpu/s_llroundf.S | 1 - sysdeps/unix/sysv/linux/m68k/Makefile | 2 - sysdeps/unix/sysv/linux/m68k/Versions | 11 -- .../unix/sysv/linux/m68k/coldfire/atomic-machine.h | 45 +----- sysdeps/unix/sysv/linux/m68k/init-first.c | 74 ---------- sysdeps/unix/sysv/linux/m68k/libc-m68k-vdso.c | 1 - sysdeps/unix/sysv/linux/m68k/m68k-helpers.S | 95 ------------- .../sysv/linux/m68k/m68k-helpers.c} | 22 +-- sysdeps/unix/sysv/linux/m68k/m68k-vdso.c | 34 ----- sysdeps/unix/sysv/linux/m68k/m68k-vdso.h | 60 -------- 81 files changed, 509 insertions(+), 1364 deletions(-) delete mode 100644 sysdeps/powerpc/fpu/s_lrintf.S create mode 100644 sysdeps/powerpc/fpu/s_lrintf.c delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_lrint.S create mode 100644 sysdeps/powerpc/powerpc32/fpu/s_lrint.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrint-power6.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrint-power6.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrint-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrint-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrintf-power6.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrintf-power6.c create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_llrintf-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_lrint-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_lrint-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/s_llrint.S delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/s_llrintf.S delete mode 100644 sysdeps/powerpc/powerpc32/power6/fpu/s_llrint.S delete mode 100644 sysdeps/powerpc/powerpc32/power6/fpu/s_llrintf.S create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llrint-power6x.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llrint-power8.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llrint-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_llrint.c (100%) rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_llrintf.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llround-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llround-power6x.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llround-power8.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llround-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_llround.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_llroundf-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_llroundf.c (100%) rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_lrint.c (100%) rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_lround.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/fpu/Makefile delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llrint-power6x.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llrint-power8.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llrint-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llround-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llround-power6x.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llround-power8.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llround-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_llroundf-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llrint.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llrint.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llrintf.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llrintf.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llround.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llround.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llroundf.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_llroundf.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lrint.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lrint.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lround.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lround.c delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lroundf.S create mode 100644 sysdeps/powerpc/powerpc64/fpu/s_lroundf.c delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_llround.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_llroundf.S delete mode 100644 sysdeps/powerpc/powerpc64/power6x/fpu/s_llrint.S delete mode 100644 sysdeps/powerpc/powerpc64/power6x/fpu/s_llround.S delete mode 100644 sysdeps/powerpc/powerpc64/power6x/fpu/s_llroundf.S delete mode 100644 sysdeps/powerpc/powerpc64/power8/fpu/s_llrint.S delete mode 100644 sysdeps/powerpc/powerpc64/power8/fpu/s_llround.S delete mode 100644 sysdeps/powerpc/powerpc64/power8/fpu/s_llroundf.S delete mode 100644 sysdeps/unix/sysv/linux/m68k/init-first.c delete mode 100644 sysdeps/unix/sysv/linux/m68k/libc-m68k-vdso.c delete mode 100644 sysdeps/unix/sysv/linux/m68k/m68k-helpers.S rename sysdeps/{powerpc/powerpc32/power4/fpu/multiarch/s_llrintf-ppc32.S => unix/s [...] delete mode 100644 sysdeps/unix/sysv/linux/m68k/m68k-vdso.c delete mode 100644 sysdeps/unix/sysv/linux/m68k/m68k-vdso.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (371a73ce70e -> d6a320e086f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 371a73ce70e * gcc.dg/tree-ssa/alias-access-path-4.c: New testcase. * [...] adds dcbdf26cdcb * tree-ssa-alias.c (indirect_ref_may_alias_decl_p, indire [...] adds d433f873de6 gcc/ChangeLog adds 4ccf69d71a7 MSP430: Implement 64-bit shifts in assembly code adds 93793aadd35 PR middle-end/64242 * config/pa/pa.md (nonlocal_goto): Re [...] adds aeb8e16a128 [nvptx] Fix some missing mode warnings in nvptx.md adds 081f759d01d PR d/90603 d/dmd: Merge upstream dmd 792f0fdf2 adds 61d856d75f4 Daily bump. adds 8a5a7d1cd0a PR ada/80590 adds 9462a83e712 Fix tests that fail without PCH adds 015164b955f Remove support for alternative Solaris 11.4 ld -V output adds fdb037688d1 Remove dead code (PR ipa/90874). adds bab207332cc * tree-ssa-alias.c (nonoverlapping_component_refs_p): Also [...] adds e32b795891c Simplify node ownership in _Hashtable members adds 665de37f600 Improve PR64242 testcase adds c830e807d3f * tree-ssa-alias.c (aliasing_component_refs_p): Consider o [...] adds c81ddee1c5a [PR c++/90754] name lookup ICE adds 067cff00242 PR libstdc++/90281 Fix string conversions for filesystem::path adds 4b48ab1965d Add 'noexcept' to std::lerp adds e9684c79168 [netbsd][aarch64] add netbsd/aarch64 target adds 3932ab73f06 [nvptx] Fix missing mode warnings in nvptx.md, omp part adds 698ba68e0d9 PR bootstrap/90873. * tree-ssa-alias.c (indirect_ref_may_ [...] adds 8a80c5c7319 Fix AIX test failure due to replacement operator delete adds b4b221d8eb9 PR c++/83820 - excessive attribute arguments not detected. [...] adds 2556988f020 PR target/62055 * config/i386/i386.md (*nabstf2_1): New i [...] adds da008d72c97 * omp-low.c (struct omp_context): Add scan_inclusive field [...] adds 2cfd9694642 Daily bump. adds 82b30d87f9c Add one target hook predict_doloop_p, it return true if [...] adds 7b59f7ff5f4 libsanitizer - remove reference to __cxa_rethrow_primary_ex [...] adds 26fb5106155 [Vectorizer] Support masking fold left reductions adds e6220aca0e4 Fix IPA-CP topological sorting adds 7e96ac5f924 [Darwin] The need for FDE symbols is dependent on linker us [...] adds 02dcca88792 Darwin - strip trailing whitespace from a file, NFC. adds 8ac88374c9b Restore correct iv step for fully-masked loops adds da2e726b3cc [nvptx] Fix __main missing prototype warning in crt0.c adds 8d1fb66da63 [nvptx] Use define_insn parametrization adds 042371f341a aarch64: fix gcc.target/aarch64/pcs_attribute-2.c on non-gn [...] adds bfa356b2a93 Avoid undefined behaviour in std::byte operators (LWG 2950) adds bd9331d6af2 PR ada/80590 adds 31f786a3df9 gcc/testsuite/ChangeLog: adds 963f42d0ff2 2019-06-18 Richard Biener <rguenther(a)suse.de> adds dd4bb07e8bd * gcc.target/i386/pr81563.c (dg-final): Check that no reg [...] adds 05049c9b1c5 [AArch64] Simplify SVE IFN_COND patterns adds f8e1b9c1d59 [AArch64] Factor out ptrue predicate creation adds 1804e17ffe2 [AArch64] Factor out pfalse predicate creation adds 114c492e495 [AArch64] Tabify aarch64-sve.md adds 29609b7750d [AArch64] Add a new CC mode for SVE conditions adds 1dbba015fd5 * tree.c (build_constructor): Add MEM_STAT_DECL. adds e8e065dcf5a Handle constexpr conversion from and then to the same type. adds a43f2adc8bc Consolidate constexpr array handling. adds ca612e6a63d * constexpr.c (cxx_eval_store_expression): Delay target ev [...] new d6a320e086f * config/i386/i386.md (@cmp<mode>_1): Rename from cmp<mode [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 274 +++++++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 15 + gcc/ada/exp_ch9.adb | 15 +- gcc/ada/sem_ch5.adb | 75 ++-- gcc/cfgexpand.c | 6 +- gcc/config.gcc | 6 + gcc/config/aarch64/aarch64-modes.def | 2 + gcc/config/aarch64/aarch64-netbsd.h | 80 ++++ gcc/config/aarch64/aarch64-protos.h | 2 + gcc/config/aarch64/aarch64-sve.md | 422 +++++++---------- gcc/config/aarch64/aarch64.c | 59 ++- gcc/config/aarch64/aarch64.md | 12 +- .../{t-aarch64-freebsd => t-aarch64-netbsd} | 0 gcc/config/darwin.c | 281 ++++++------ gcc/config/i386/i386-expand.c | 179 ++------ gcc/config/i386/i386.md | 96 ++-- gcc/config/i386/sse.md | 27 ++ gcc/config/msp430/msp430.c | 13 +- gcc/config/msp430/msp430.md | 36 ++ gcc/config/nvptx/nvptx.md | 44 +- gcc/config/pa/pa.md | 48 +- gcc/config/rs6000/rs6000.c | 25 +- gcc/configure | 8 +- gcc/configure.ac | 8 +- gcc/cp/ChangeLog | 36 ++ gcc/cp/constexpr.c | 267 ++++++----- gcc/cp/cp-tree.h | 2 +- gcc/cp/name-lookup.c | 18 +- gcc/cp/parser.c | 14 + gcc/cp/semantics.c | 2 + gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/dclass.c | 10 +- gcc/d/dmd/declaration.c | 8 +- gcc/d/dmd/denum.c | 3 + gcc/d/dmd/dimport.c | 8 + gcc/d/dmd/dinterpret.c | 4 +- gcc/d/dmd/dstruct.c | 5 +- gcc/d/dmd/dtemplate.c | 9 +- gcc/d/dmd/expression.c | 9 +- gcc/d/dmd/expressionsem.c | 21 +- gcc/d/dmd/func.c | 5 + gcc/d/dmd/mtype.c | 42 +- gcc/d/dmd/optimize.c | 4 +- gcc/d/dmd/statement.c | 3 +- gcc/d/dmd/statementsem.c | 4 + gcc/d/dmd/traits.c | 6 +- gcc/doc/md.texi | 5 + gcc/doc/sourcebuild.texi | 3 + gcc/doc/tm.texi | 8 + gcc/doc/tm.texi.in | 2 + gcc/internal-fn.c | 5 + gcc/internal-fn.def | 3 + gcc/ipa-cp.c | 1 - gcc/ipa-utils.h | 1 - gcc/omp-low.c | 377 +++++++++++++++- gcc/optabs.def | 1 + gcc/target.def | 9 + gcc/targhooks.c | 13 + gcc/targhooks.h | 1 + gcc/testsuite/ChangeLog | 73 +++ gcc/testsuite/g++.dg/cpp0x/gen-attrs-67.C | 11 + gcc/testsuite/g++.dg/cpp1y/constexpr-79655.C | 12 +- gcc/testsuite/g++.dg/cpp1y/pr77830.C | 4 +- gcc/testsuite/g++.dg/ext/constexpr-vla1.C | 4 +- gcc/testsuite/g++.dg/gomp/scan-1.C | 26 ++ gcc/testsuite/g++.dg/lookup/pr90754.C | 11 + gcc/testsuite/g++.dg/vect/simd-2.cc | 153 +++++++ gcc/testsuite/gcc.c-torture/execute/pr64242.c | 1 + gcc/testsuite/gcc.c-torture/execute/shiftdi-2.c | 24 + gcc/testsuite/gcc.dg/gomp/pr90900.c | 11 + gcc/testsuite/gcc.dg/pr90866-2.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-simd-8.c | 118 +++++ gcc/testsuite/gcc.dg/vect/vect-simd-9.c | 120 +++++ gcc/testsuite/gcc.target/aarch64/pcs_attribute-2.c | 21 - gcc/testsuite/gcc.target/aarch64/pcs_attribute-3.c | 58 +++ gcc/testsuite/gcc.target/aarch64/sve/fadda_1.c | 20 + .../gcc.target/aarch64/sve/struct_vect_18.c | 2 +- .../gcc.target/aarch64/sve/struct_vect_19.c | 2 +- .../gcc.target/aarch64/sve/struct_vect_20.c | 2 +- .../gcc.target/aarch64/sve/struct_vect_21.c | 2 +- .../gcc.target/aarch64/sve/struct_vect_22.c | 2 +- .../gcc.target/aarch64/sve/struct_vect_23.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/unroll-1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/while_1.c | 1 + gcc/testsuite/gcc.target/i386/fnabs.c | 21 + gcc/testsuite/gcc.target/i386/pr81563.c | 3 +- gcc/testsuite/gcc.target/msp430/mspabi_sllll.c | 10 + gcc/testsuite/gcc.target/msp430/mspabi_srall.c | 10 + gcc/testsuite/gcc.target/msp430/mspabi_srlll.c | 10 + .../gdc.test/compilable/imports/test16214b.d | 10 + gcc/testsuite/gdc.test/compilable/test16214a.d | 7 + gcc/testsuite/gdc.test/fail_compilation/b15875.d | 10 + gcc/testsuite/gdc.test/fail_compilation/b17285.d | 15 + gcc/testsuite/gdc.test/fail_compilation/b19691.d | 20 + gcc/testsuite/gdc.test/fail_compilation/b19691e.d | 24 + gcc/testsuite/gdc.test/fail_compilation/b19717.d | 16 + gcc/testsuite/gdc.test/fail_compilation/b19717a.d | 14 + gcc/testsuite/lib/target-supports.exp | 9 + gcc/tree-ssa-alias.c | 62 +-- gcc/tree-ssa-dce.c | 6 +- gcc/tree-ssa-loop-ivopts.c | 57 +++ gcc/tree-vect-data-refs.c | 17 +- gcc/tree-vect-loop-manip.c | 49 +- gcc/tree-vect-loop.c | 56 ++- gcc/tree-vect-stmts.c | 499 ++++++++++++++++++++- gcc/tree-vectorizer.h | 6 +- gcc/tree.c | 4 +- gcc/tree.h | 2 +- libgcc/ChangeLog | 18 + libgcc/config.host | 6 + libgcc/config/msp430/slli.S | 33 ++ libgcc/config/msp430/srai.S | 34 ++ libgcc/config/msp430/srli.S | 35 ++ libgcc/config/nvptx/crt0.c | 4 +- libsanitizer/ChangeLog | 10 + libsanitizer/asan/Makefile.am | 2 +- libsanitizer/asan/Makefile.in | 3 +- libsanitizer/asan/asan_interceptors.h | 7 +- libsanitizer/asan/libtool-version | 2 +- libstdc++-v3/ChangeLog | 109 +++++ libstdc++-v3/include/bits/fs_path.h | 182 ++++---- libstdc++-v3/include/bits/hashtable.h | 283 ++++++------ libstdc++-v3/include/bits/hashtable_policy.h | 58 +-- libstdc++-v3/include/bits/locale_conv.h | 56 ++- libstdc++-v3/include/c_global/cmath | 8 +- libstdc++-v3/include/c_global/cstddef | 74 ++- libstdc++-v3/include/experimental/bits/fs_path.h | 118 ++--- libstdc++-v3/src/c++17/fs_path.cc | 2 +- libstdc++-v3/src/filesystem/path.cc | 2 +- libstdc++-v3/testsuite/20_util/allocator/1.cc | 15 +- .../testsuite/20_util/bad_function_call/what.cc | 1 + .../20_util/shared_ptr/cons/weak_ptr_expired.cc | 1 + .../20_util/tuple/cons/allocator_with_any.cc | 1 + .../array/tuple_interface/tuple_element.cc | 2 +- .../array/tuple_interface/tuple_size.cc | 1 + .../testsuite/23_containers/deque/cons/55977.cc | 1 + .../testsuite/23_containers/vector/cons/55977.cc | 1 + .../filesystem/path/construct/90281.cc} | 52 +-- .../path/{native/string.cc => factory/u8path.cc} | 53 ++- .../27_io/filesystem/path/native/alloc.cc | 92 ++++ .../27_io/filesystem/path/native/string.cc | 27 ++ .../filesystem/path/construct/90281.cc | 55 +++ .../experimental/filesystem/path/factory/u8path.cc | 68 +++ .../experimental/filesystem/path/native/alloc.cc | 93 ++++ .../experimental/filesystem/path/native/string.cc | 27 ++ libstdc++-v3/testsuite/experimental/map/erasure.cc | 1 + .../experimental/unordered_map/erasure.cc | 1 + 148 files changed, 4375 insertions(+), 1430 deletions(-) create mode 100644 gcc/config/aarch64/aarch64-netbsd.h copy gcc/config/aarch64/{t-aarch64-freebsd => t-aarch64-netbsd} (100%) create mode 100644 gcc/testsuite/g++.dg/cpp0x/gen-attrs-67.C create mode 100644 gcc/testsuite/g++.dg/gomp/scan-1.C create mode 100644 gcc/testsuite/g++.dg/lookup/pr90754.C create mode 100644 gcc/testsuite/g++.dg/vect/simd-2.cc create mode 100644 gcc/testsuite/gcc.c-torture/execute/shiftdi-2.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr90900.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-8.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-simd-9.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pcs_attribute-3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/fadda_1.c create mode 100644 gcc/testsuite/gcc.target/i386/fnabs.c create mode 100644 gcc/testsuite/gcc.target/msp430/mspabi_sllll.c create mode 100644 gcc/testsuite/gcc.target/msp430/mspabi_srall.c create mode 100644 gcc/testsuite/gcc.target/msp430/mspabi_srlll.c create mode 100644 gcc/testsuite/gdc.test/compilable/imports/test16214b.d create mode 100644 gcc/testsuite/gdc.test/compilable/test16214a.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b15875.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b17285.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b19691.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b19691e.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b19717.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/b19717a.d copy libstdc++-v3/testsuite/{20_util/shared_ptr/cons/weak_ptr_expired.cc => 27_io/ [...] copy libstdc++-v3/testsuite/27_io/filesystem/path/{native/string.cc => factory/u8p [...] create mode 100644 libstdc++-v3/testsuite/27_io/filesystem/path/native/alloc.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/construct/90281.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/factory/u8path.cc create mode 100644 libstdc++-v3/testsuite/experimental/filesystem/path/native/alloc.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (bf5142e7fe -> 0ed4690a67)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/binutils-gdb. from bf5142e7fe gdb: Remove unused signal mask adds d04b44a16c Remove more unnecessary casts of NULL adds 431b3eadc4 Don't cast a tui_win_info directly to tui_gen_win_info adds 2b9f6e89d6 [gdb/contrib] Fix gdb/contrib/gdb-add-index.sh for dwz-m-ed execs adds 08bb0061ba Automatic date update in version.in adds 39c05d9435 aarch64: remove unnecessary loc_hash_table traversal adds 6e1c90b7f5 i386: Check vector length for vshufXXX/vinsertXXX/vextractXXX adds ba9777bef0 PR gdb/24364: Don't call dtrace_process_dof with NULL dof. adds 310b3441a0 [gdb] Fix heap-buffer-overflow in child_path adds 5bb4fed3d4 Automatic date update in version.in adds 86e04673b4 [gdb/testsuite] Break up long debug_flags line in fission.exp adds d20ed5fd57 Add comment to list0.h new 4ed4690fc2 doc: fix false claim about second argument to gdb new 3360b6e796 [gdb] Fix abstract_to_concrete type new 0ed4690a67 [gdb/testsuite] Use -fuse-ld=gold in fission.exp The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 6 ++ bfd/elfnn-aarch64.c | 24 ------ bfd/version.h | 2 +- gas/ChangeLog | 9 ++ gas/testsuite/gas/i386/disassem.d | 4 +- gas/testsuite/gas/i386/disassem.s | 2 + gas/testsuite/gas/i386/x86-64-disassem.d | 4 +- gas/testsuite/gas/i386/x86-64-disassem.s | 2 + gdb/ChangeLog | 42 ++++++++++ gdb/common/pathstuff.c | 2 +- gdb/contrib/gdb-add-index.sh | 138 ++++++++++++++++++++----------- gdb/doc/ChangeLog | 7 ++ gdb/doc/gdb.texinfo | 18 ++-- gdb/dtrace-probe.c | 9 +- gdb/dwarf2read.c | 13 ++- gdb/dwarf2read.h | 2 +- gdb/testsuite/ChangeLog | 12 +++ gdb/testsuite/boards/fission.exp | 8 +- gdb/testsuite/gdb.base/list0.h | 2 +- gdb/tui/tui-data.c | 20 ++--- gdb/tui/tui-regs.c | 7 +- gdb/tui/tui-windata.c | 5 +- gdb/tui/tui-wingeneral.c | 6 +- opcodes/ChangeLog | 26 ++++++ opcodes/i386-dis-evex.h | 108 +++++++++++++++++++++--- opcodes/i386-dis.c | 14 +++- 26 files changed, 362 insertions(+), 130 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (887d1da0 -> 9bcea60d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards 887d1da0 0: init: binutils-gcc-glibc-llvm: -1 new 9bcea60d 0: init: binutils-gcc-glibc-llvm: -1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (887d1da0) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-master-arm-spec [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 110 +- 02-prepare_abe/console.log | 206 +- 03-build_abe-binutils/console.log | 11392 +-- 04-build_abe-stage1/console.log | 19913 +++--- 05-build_abe-linux/console.log | 278 +- 06-build_abe-glibc/console.log | 39654 ++++++----- 07-build_abe-stage2/console.log | 46772 ++++++------- 08-build_llvm-true/console.log | 11832 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 32 +- 09-benchmark/console.log | 208 +- 11-update_baseline/console.log | 6 +- console.log | 130379 +++++++++++++++++------------------ jenkins/manifest.sh | 22 +- 14 files changed, 130370 insertions(+), 130436 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

[llvm] branch master updated (04cfa1ef8da -> d46e8d2b998)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 04cfa1ef8da [coroutines] Add missing pass dependency. new c22f7949797 Revert Add debug location verification for !llvm.loop attachments. new d46e8d2b998 [AMDGPU] gfx10 wave32 patterns The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/IR/Verifier.cpp | 60 +++++++++++++---------------- lib/Target/AMDGPU/SIInstructions.td | 73 ++++++++++++++++++++++++++++++++---- lib/Target/AMDGPU/SIRegisterInfo.td | 10 ++--- lib/Target/AMDGPU/SOPInstructions.td | 18 +++++++-- test/Verifier/llvm.loop.ll | 28 -------------- 5 files changed, 112 insertions(+), 77 deletions(-) delete mode 100644 test/Verifier/llvm.loop.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 5 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019