Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (a905c9f2922 -> f71e317afb9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/gcc. from a905c9f2922 Daily bump. adds 7d79d463358 PR tree-optimization/90949 * tree-ssa-copy.c (fini_copy_p [...] adds a9de850ca20 Daily bump. adds 15d7f426252 * gcc-interface/decl.c (set_nonaliased_component_on_array_ [...] adds f71e317afb9 * gcc-interface/trans.c (mark_visited_r): Set TYPE_SIZES_G [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 9 ++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 14 +++++++-- gcc/ada/gcc-interface/decl.c | 6 ++-- gcc/ada/gcc-interface/trans.c | 3 +- gcc/testsuite/ChangeLog | 8 +++++ gcc/testsuite/gcc.c-torture/execute/pr90949.c | 42 +++++++++++++++++++++++++++ gcc/tree-ssa-copy.c | 11 ++++--- gcc/tree-ssanames.c | 7 ++++- 9 files changed, 89 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr90949.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (30e1820d02 -> 9a7543e1c7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/binutils-gdb. from 30e1820d02 Automatic date update in version.in adds 9a7543e1c7 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig updated (6dd2f1a94 -> 19079403d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 6dd2f1a94 0: update: binutils-gcc-linux: all new 19079403d 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6dd2f1a94) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 16 +- 02-prepare_abe/console.log | 100 +- 03-build_abe-binutils/console.log | 10126 +++++++-------- 04-build_abe-stage1/console.log | 13284 ++++++++++---------- 05-build_linux/console.log | 728 +- 06-boot_linux/console.log | 2 +- console.log | 24339 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 24344 insertions(+), 24263 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[gcc] branch master updated (b1e46fb1fdb -> a850edcd2d9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from b1e46fb1fdb * gcc-interface/utils.c (unchecked_convert): Tweak comment [...] new a850edcd2d9 * gcc-interface/decl.c (gnat_to_gnu_entity): Beep up comme [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ada/ChangeLog | 11 ++++++ gcc/ada/gcc-interface/decl.c | 48 +++++++++++++++++++-------- gcc/testsuite/ChangeLog | 7 ++++ gcc/testsuite/gnat.dg/specs/array5.ads | 9 +++++ gcc/testsuite/gnat.dg/specs/array5_pkg1.ads | 14 ++++++++ gcc/testsuite/gnat.dg/specs/array5_pkg2-g.ads | 13 ++++++++ gcc/testsuite/gnat.dg/specs/array5_pkg2.ads | 5 +++ 7 files changed, 94 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gnat.dg/specs/array5.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg1.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg2-g.ads create mode 100644 gcc/testsuite/gnat.dg/specs/array5_pkg2.ads -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-defconfig updated (07e53fee145 -> b72664fd21c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-defconfig in repository toolchain/ci/llvm-project. from 07e53fee145 [ARM] MVE loads and stores adds e662b6985a8 [DebugInfo] GSYM cleanups after D63104/r364427 adds 29ff1b4f465 [ARM] Fix integer UB in MVE load/store immediate handling. adds eb7080ac6e5 [ARM] Widening loads and narrowing stores adds 493a1202595 [DebugInfo] Simplify GSYM::AddressRange and GSYM::AddressRanges adds 02e743586e9 [DebugInfo] Fix setStartAddress after r364637 adds fd0ad4b24d6 [ELF] Do not produce DT_JMPREL and DT_PLTGOT if .rela.plt i [...] adds ff70cbc8957 [ARM] MVE patterns for VABS and VNEG adds 28839440352 [ARM] Mark math routines as non-legal for MVE adds 9af44742538 [NFC][Codegen] Revisit test coverage for X % C == 0 fold adds 9dbdfe6b785 [ARM] Add MVE mul patterns adds a54e1a0f012 [X86] CombineShuffleWithExtract - only require 1 source to [...] adds 1d572ce3955 [AMDGPU][MC] Enabled constant expressions as operands of sendmsg adds 13d9c723c89 [NFC][NewGVN] Pre-commit unary FNeg test to fpmath.ll adds 405f8fc812c [OPENMP]Fix checks for DSA in simd constructs. adds 40b88e07e2d [Hexagon] driver uses out-of-date option name and binary name adds 9fab46ca0bd [NFC][Float2Int] Pre-commit unary FNeg test to basic.ll adds b7c31ff4a22 [OPENMP]Fix DSA for loop iteration variables in simd loops. adds d12966c0883 [AMDGPU][MC] Fix for sanitizer failure in 364645 adds 9f1dffdb024 [NFC][InstCombine] Shift amount reassociation: add flag pre [...] adds 176b9f65168 [llvm-cov[ Fix lcov coverage report contains functions from [...] adds e39e958da36 [ARM] Add support for the MVE long shift instructions adds 73f9d9aa64b [OPENMP]Fix top DSA for static members. adds e1eb25ff3e5 [AMDGPU][MC] Fix 2 for sanitizer failure in 364645 adds 3b4f086df4a [NFC][InstCombine] Shift amount reassociation: revisit flag [...] adds 633d222d30b [WebAssembly] Added visibility and ident directives to Wasm [...] adds 5cbff431782 [COFF] Fix .rsrc sections with differing permissions adds 0b8b4195371 [NFC][Codegen] Revisit test coverage for X % C == 0 fold on [...] adds 5be69ebe121 [TSan] Improve handling of stack pointer mangling in {set,l [...] adds 021d2f20933 Update CODE_OWNERS.txt for clang-doc adds 5f8b9092fff [ODRHash] Fix null pointer dereference for ObjC selectors w [...] adds 7108df964aa hwasan: Remove the old frame descriptor mechanism. adds 8864b4360aa Make sure the thread list is updated before you set the sto [...] adds 978a08c8854 [X86] CombineShuffleWithExtract - recurse through EXTRACT_S [...] adds 7d78e5cc811 [UpdateChecks] Add support for armv7-apple-darwin adds 9db6073381d [GDBRemote] Remove code that flushes GDB remote packets adds 93a290fdc97 [clang-doc] De-duplicate comments and locations adds 36c3d1312a0 [unittests][Support] Fix LLVM-Unit :: Support/./SupportTest [...] adds 62a627ae781 Re-apply r364600 with fixes. adds 70a8027c60f [llvm-ar] Document response file support in --help adds d900ef0a5b1 [clang-doc] Handle anonymous namespaces adds 4b733ca617e Default to Secure PLT on PPC for musl libc. adds 1c6337ca5ab [TSan] Fix build build breakage on Android adds 9a6cef74d8a [demangle] Support for C++2a char8_t adds ab4b2364e56 [GVNSink] Add unary FNeg support to GVNSink pass adds 642fe780abe Revert enabling frame pointer elimination on OpenBSD for now. adds 30e5cf1d8f3 [NewGVN] Add unary FNeg support to NewGVN pass adds 597ba180086 [WebAssembly] Assembler: Improve section parsing. adds fc222e23cae [WebAssembly] Assembler: Allow offsets and p2align in symbol load. adds 1242d8f333a [OPENMP]Improve analysis of implicit captures. adds 573b241c68a [Lanai] auto-generate complete test checks; NFC adds b671535983f [NFC][NewGVN] Explicitly check fpmath metadata in fpmath.ll adds f2128b28cdb Get the expression parser to handle missing weak symbols. M [...] adds 9126c84f50f [x86] remove stale comment about cmov; NFC adds 35bcba4fae8 [WebAssembly] Allow @object in .type directives. adds 319c87d94fd [WebAssembly] Assembler: support .int16/32/64 directives. adds caf4cee6fe8 [clang][test][NFC] Explicitly specify clang ABI in AST Dumper test adds 69d9c314337 AMDGPU: Add baseline test for packed shufflevector adds da47e2cac38 Revert "[clang][NewPM] Fix broken profile test" adds 1504b6ee7ea [IndVars] Remove a bit of manual constant folding [NFC] adds ade51624327 AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics adds 6aafb3068f9 AMDGPU/GlobalISel: RegBankSelect for amdgcn.div.fmas adds 5ea3c9adb27 AMDGPU/GlobalISel: RegBankSelect for icmp/fcmp intrinsics adds b416d5fc8b8 AMDGPU/GlobalISel: RegBankSelect for some easy intrinsics adds adb1f21e521 AMDGPU/GlobalISel: RegBankSelect for some DS intrinsics adds fd82cf4f4d0 AMDGPU/GlobalISel: RegBankSelect for atomic.inc/atomic.dec adds be4148062b1 [TSan] Attempt to fix linker error for Linux on AArch64 adds 0d452097571 AMDGPU/GlobalISel: RegBankSelect for update.dpp adds a83e94ebf26 Use const auto * adds 7889d4ce66f AMDGPU/GlobalISel: Add some more tests for icmp select adds 765eba38c8d [Driver] Fix style issues of --print-supported-cpus after D63105 adds b72664fd21c Partial revert of "[llvm-ar] Document response file support [...] No new revisions were added by this update. Summary of changes: clang-tools-extra/CODE_OWNERS.TXT | 4 + clang-tools-extra/clang-doc/Representation.cpp | 39 + clang-tools-extra/clang-doc/Representation.h | 50 + clang-tools-extra/clang-doc/Serialize.cpp | 75 +- clang-tools-extra/clang-doc/tool/ClangDocMain.cpp | 7 +- .../unittests/clang-doc/MergeTest.cpp | 36 +- .../unittests/clang-doc/SerializeTest.cpp | 1 + clang/include/clang/Driver/Options.td | 6 +- clang/lib/AST/ODRHash.cpp | 7 +- clang/lib/CodeGen/BackendUtil.cpp | 6 - clang/lib/Driver/Driver.cpp | 20 +- clang/lib/Driver/ToolChains/Clang.cpp | 13 - clang/lib/Driver/ToolChains/Hexagon.cpp | 4 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 +- clang/lib/Sema/SemaOpenMP.cpp | 82 +- .../AST/ast-dump-record-definition-data-json.cpp | 2 +- clang/test/Driver/frame-pointer-elim.c | 13 - clang/test/Driver/print-supported-cpus.c | 36 +- clang/test/Modules/odr_hash.mm | 31 + .../distribute_parallel_for_default_messages.cpp | 8 +- ...stribute_parallel_for_simd_default_messages.cpp | 8 +- clang/test/OpenMP/nvptx_lambda_capturing.cpp | 4 +- clang/test/OpenMP/simd_loop_messages.cpp | 32 +- .../target_parallel_for_default_messages.cpp | 4 +- .../target_parallel_for_simd_default_messages.cpp | 4 +- ...rget_teams_distribute_firstprivate_messages.cpp | 2 +- .../teams_distribute_firstprivate_messages.cpp | 2 +- .../teams_distribute_lastprivate_messages.cpp | 2 +- ...stribute_parallel_for_firstprivate_messages.cpp | 2 +- ...istribute_parallel_for_lastprivate_messages.cpp | 2 +- ..._distribute_parallel_for_reduction_messages.cpp | 4 +- ...stribute_parallel_for_simd_aligned_messages.cpp | 2 +- ...ute_parallel_for_simd_firstprivate_messages.cpp | 2 +- ...bute_parallel_for_simd_lastprivate_messages.cpp | 2 +- ...istribute_parallel_for_simd_linear_messages.cpp | 4 +- ...ribute_parallel_for_simd_reduction_messages.cpp | 4 +- .../OpenMP/teams_distribute_reduction_messages.cpp | 4 +- .../teams_distribute_simd_aligned_messages.cpp | 2 +- ...teams_distribute_simd_firstprivate_messages.cpp | 2 +- .../teams_distribute_simd_lastprivate_messages.cpp | 2 +- .../teams_distribute_simd_linear_messages.cpp | 4 +- .../teams_distribute_simd_reduction_messages.cpp | 4 +- clang/test/OpenMP/teams_firstprivate_messages.cpp | 2 +- clang/test/OpenMP/teams_reduction_messages.cpp | 4 +- clang/test/Profile/gcc-flag-compatibility.c | 12 +- clang/tools/driver/cc1_main.cpp | 9 +- compiler-rt/lib/tsan/rtl/tsan_interceptors.cc | 3 + compiler-rt/lib/tsan/rtl/tsan_platform.h | 1 + compiler-rt/lib/tsan/rtl/tsan_platform_linux.cc | 34 + compiler-rt/lib/tsan/rtl/tsan_platform_mac.cc | 4 + compiler-rt/lib/tsan/rtl/tsan_rtl_aarch64.S | 8 - libcxxabi/src/demangle/ItaniumDemangle.h | 4 + libcxxabi/test/test_demangle.pass.cpp | 3 + lld/COFF/Writer.cpp | 32 +- lld/ELF/SyntheticSections.cpp | 2 +- lld/test/COFF/Inputs/id.res.o | Bin 0 -> 220 bytes lld/test/COFF/resource-objs.test | 5 + .../ELF/linkerscript/empty-relaplt-dyntags.test | 44 + lldb/include/lldb/Expression/IRExecutionUnit.h | 12 +- lldb/include/lldb/Symbol/Symbol.h | 7 +- lldb/include/lldb/lldb-enumerations.h | 2 + .../test/expression_command/weak_symbols/Makefile | 26 + .../weak_symbols/TestWeakSymbols.py | 83 + .../test/expression_command/weak_symbols/dylib.c | 14 + .../test/expression_command/weak_symbols/dylib.h | 8 + .../test/expression_command/weak_symbols/main.c | 23 + .../weak_symbols/module.modulemap | 3 + .../gdb_remote_client/TestRecognizeBreakpoint.py | 139 + .../gdb_remote_client/gdbclientutils.py | 5 + .../gdb_remote_client/operating_system_2.py | 62 + lldb/source/Expression/IRExecutionUnit.cpp | 91 +- lldb/source/Expression/IRInterpreter.cpp | 5 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 18 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 2 + .../gdb-remote/GDBRemoteCommunicationClient.cpp | 7 - .../Process/gdb-remote/ProcessGDBRemote.cpp | 17 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 10 +- lldb/source/Symbol/Block.cpp | 4 +- lldb/source/Symbol/Symbol.cpp | 15 +- lldb/source/Target/Process.cpp | 10 +- llvm/include/llvm/DebugInfo/GSYM/FileEntry.h | 9 +- llvm/include/llvm/DebugInfo/GSYM/FunctionInfo.h | 22 +- llvm/include/llvm/DebugInfo/GSYM/InlineInfo.h | 10 +- llvm/include/llvm/DebugInfo/GSYM/LineEntry.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/Range.h | 70 +- llvm/include/llvm/DebugInfo/GSYM/StringTable.h | 2 +- llvm/include/llvm/Demangle/ItaniumDemangle.h | 4 + llvm/lib/DebugInfo/GSYM/FunctionInfo.cpp | 3 +- llvm/lib/DebugInfo/GSYM/InlineInfo.cpp | 2 +- llvm/lib/DebugInfo/GSYM/Range.cpp | 52 +- llvm/lib/MC/MCParser/WasmAsmParser.cpp | 97 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 93 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 262 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 57 +- llvm/lib/Target/AMDGPU/SIDefines.h | 13 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 108 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 42 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 91 +- llvm/lib/Target/ARM/ARMISelLowering.h | 5 + llvm/lib/Target/ARM/ARMInstrInfo.td | 11 + llvm/lib/Target/ARM/ARMInstrMVE.td | 86 +- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 4 +- .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 11 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 35 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 24 +- llvm/lib/Target/X86/X86ISelLowering.h | 3 +- .../Instrumentation/HWAddressSanitizer.cpp | 81 - llvm/lib/Transforms/Scalar/GVNSink.cpp | 1 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 19 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 1 + .../CodeGen/AArch64/urem-seteq-vec-nonsplat.ll | 649 ++++- llvm/test/CodeGen/AArch64/urem-seteq-vec-splat.ll | 183 +- llvm/test/CodeGen/AArch64/urem-seteq.ll | 106 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 112 +- .../GlobalISel/regbankselect-amdgcn.atomic.dec.mir | 80 + .../GlobalISel/regbankselect-amdgcn.atomic.inc.mir | 80 + .../GlobalISel/regbankselect-amdgcn.div.fmas.mir | 106 + .../GlobalISel/regbankselect-amdgcn.ds.append.mir | 36 + .../regbankselect-amdgcn.ds.bpermute.mir | 24 + .../GlobalISel/regbankselect-amdgcn.ds.consume.mir | 36 + .../GlobalISel/regbankselect-amdgcn.ds.fmax.mir | 83 + .../GlobalISel/regbankselect-amdgcn.ds.fmin.mir | 83 + .../GlobalISel/regbankselect-amdgcn.ds.permute.mir | 24 + .../GlobalISel/regbankselect-amdgcn.fcmp.mir | 67 + .../regbankselect-amdgcn.groupstaticsize.mir | 14 + .../GlobalISel/regbankselect-amdgcn.icmp.mir | 67 + ...bankselect-amdgcn.s.get.waveid.in.workgroup.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.getpc.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.getreg.mir | 14 + .../regbankselect-amdgcn.s.memrealtime.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.memtime.mir | 14 + .../GlobalISel/regbankselect-amdgcn.update.dpp.mir | 82 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll | 2 +- llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll | 928 +++++++ llvm/test/CodeGen/ARM/ldst-f32-2-i32.ll | 14 +- llvm/test/CodeGen/ARM/shift_parts.ll | 221 ++ llvm/test/CodeGen/Lanai/sub-cmp-peephole.ll | 117 +- llvm/test/CodeGen/PowerPC/ppc32-pic-large.ll | 2 + llvm/test/CodeGen/Thumb2/mve-fmath.ll | 2322 ++++++++++++++++ llvm/test/CodeGen/Thumb2/mve-fp-negabs.ll | 169 ++ llvm/test/CodeGen/Thumb2/mve-ldst-offset.ll | 437 +-- llvm/test/CodeGen/Thumb2/mve-ldst-postinc.ll | 420 +-- llvm/test/CodeGen/Thumb2/mve-ldst-preinc.ll | 414 +-- llvm/test/CodeGen/Thumb2/mve-shuffle.ll | 25 +- llvm/test/CodeGen/Thumb2/mve-simple-arith.ll | 127 + llvm/test/CodeGen/Thumb2/mve-widen-narrow.ll | 127 + .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 31 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 31 +- llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll | 2854 ++++++++++++++++---- llvm/test/CodeGen/X86/urem-seteq-vec-splat.ll | 496 ++-- llvm/test/CodeGen/X86/urem-seteq.ll | 127 +- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 5 +- .../JITLink/X86/MachO_x86-64_relocations.s | 12 + .../Instrumentation/HWAddressSanitizer/basic.ll | 2 - .../HWAddressSanitizer/frame-descriptor.ll | 27 - .../HWAddressSanitizer/with-calls.ll | 1 - llvm/test/MC/AMDGPU/sopp-err.s | 103 +- llvm/test/MC/AMDGPU/sopp.s | 126 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 4 +- llvm/test/MC/Disassembler/AMDGPU/sopp_vi.txt | 23 +- llvm/test/MC/WebAssembly/basic-assembly.s | 78 +- llvm/test/Transforms/Float2Int/basic.ll | 16 + llvm/test/Transforms/GVNSink/fpmath.ll | 3 +- .../InstCombine/shift-amount-reassociation.ll | 83 +- llvm/test/Transforms/NewGVN/fpmath.ll | 19 +- llvm/test/tools/llvm-cov/multiple-files.test | 12 + llvm/tools/llvm-ar/llvm-ar.cpp | 1 + llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 2 +- llvm/unittests/DebugInfo/GSYM/CMakeLists.txt | 5 - llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp | 125 +- llvm/unittests/Support/Path.cpp | 5 +- llvm/utils/UpdateTestChecks/asm.py | 9 + 173 files changed, 10947 insertions(+), 2973 deletions(-) create mode 100644 lld/test/COFF/Inputs/id.res.o create mode 100644 lld/test/COFF/resource-objs.test create mode 100644 lld/test/ELF/linkerscript/empty-relaplt-dyntags.test create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/gdb_remote_ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/gdb_remote_ [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.div.fmas.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.append.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.bpe [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.con [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.fmax.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.fmin.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.per [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fcmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.groups [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.icmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.get. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.getpc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.getreg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.memr [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.memtime.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.update [...] create mode 100644 llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll create mode 100644 llvm/test/CodeGen/ARM/shift_parts.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-fmath.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-fp-negabs.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-widen-narrow.ll delete mode 100644 llvm/test/Instrumentation/HWAddressSanitizer/frame-descriptor.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-defconfig updated (49a3fa61c -> 33a7e8214)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-defconfig in repository toolchain/ci/base-artifacts. discards 49a3fa61c 0: update: llvm-linux: boot new 33a7e8214 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (49a3fa61c) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 80 +- 02-build_llvm/console.log | 11891 ++++++++++++++++---------------- 03-build_linux/console.log | 1640 ++--- 04-boot_linux/console.log | 438 +- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 8 +- console.log | 14063 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 14076 insertions(+), 14058 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig updated (249155c20f9b -> 556e2f6020bf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/linux. from 249155c20f9b Merge branch 'parisc-5.2-4' of git://git.kernel.org/pub/sc [...] adds 2e5db6eb3c23 be2net: fix link failure after ethtool offline test adds aad1dcc4f011 ppp: mppe: Add softdep to arc4 adds a1e5388b4d5f net: stmmac: fixed new system time seconds value calculation adds d0bb82fd6018 net: stmmac: set IC bit when transmitting frames with HW t [...] adds 8ac8a01092b2 sis900: fix TX completion adds c492d4c74dd3 tipc: change to use register_pernet_device adds 45d5cb137c36 net/sched: cbs: Fix error path of cbs_module_init adds 9354544cbccf net/tls: fix page double free on TX cleanup adds 55655e3d1197 net/packet: fix memory leak in packet_set_ring() adds 2bf4ecbcc7d8 net: macb: do not copy the mac address if NULL adds 4f07b80c9733 tipc: check msg->req data len in tipc_nl_compat_bearer_disable adds 904d88d743b0 qmi_wwan: Fix out-of-bounds read adds 38c73529de13 ipv4: Use return value of inet_iif() for __raw_v4_lookup i [...] adds b8e8a86337c2 net/ipv6: Fix misuse of proc_dointvec "skip_notify_on_dev_down" adds 30d8177e8ac7 bonding: Always enable vlan tx offload adds 4480879251fb net/smc: hold conns_lock before calling smc_lgr_register_conn() adds 8c33bf1b0a96 net/smc: Fix error path in smc_init adds 8a53058bd9ba Merge branch 'smc-fixes' adds ee4297420d56 team: Always enable vlan tx offload adds 5b18f1289808 ipv4: reset rt_iif for recirculated mcast/bcast out pkts adds 48dd73d08d4d net: aquantia: fix vlans not working over bridged network adds 22e72b5e049b net: dsa: microchip: Use gpiod_set_value_cansleep() adds 9b1c1ef13b35 ipv6: constify rt6_nexthop() adds 2c6b55f45d53 ipv6: fix neighbour resolution with raw socket adds 13696531dc90 Merge branch 'ipv6-fix-neighbour-resolution-with-raw-socket' adds 25bff6d5478b sctp: change to hold sk after auth shkey is created successfully adds 89ed5b519004 af_packet: Block execution of tasks waiting for transmit t [...] adds c84afab02c31 Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net adds 19e5e2ae9c88 csky: Fixup libgcc unwind error adds 139ca2580550 Merge tag 'csky-for-linus-5.2-fixup-gcc-unwind' of git://g [...] adds 3647e42b55dc afs: Fix over zealous "vnode modified" warnings adds a6853b9ce81a afs: Fix vlserver record corruption adds 90fa9b64523a afs: Fix uninitialised spinlock afs_volume::cb_break_lock adds 2cd42d19cffa afs: Fix setting of i_blocks adds cd0f3aaebc5b Merge tag 'afs-fixes-20190620' of git://git.kernel.org/pub [...] adds 53f2ac9d3aa8 arm64: dts: ls1028a: Fix CPU idle fail. adds a019ab406797 arm64: defconfig: Enable FSL_EDMA driver adds c91476761094 Merge tag 'imx-fixes-5.2-2' of git://git.kernel.org/pub/sc [...] adds cf18ea7593ad ARM: dts: Blank D-Link DIR-685 console adds 36558020128b ARM: dts: gemini Fix up DNS-313 compatible string adds ef51ea44a96f Merge tag 'gemini-dts-v5.2' of git://git.kernel.org/pub/sc [...] adds 27e23d897527 ARM: omap2: remove incorrect __init annotation adds 9c8434516bd9 MAINTAINERS: BCM2835: Add internal Broadcom mailing list adds 64f35709d573 MAINTAINERS: BCM53573: Add internal Broadcom mailing list adds 2f7da158cc79 Merge tag 'arm-soc/for-5.3/maintainers' of https://github. [...] adds 01dfdd7b4693 ARM: dts: meson8: fix GPU interrupts and drop an undocumen [...] adds f3b7cbe2200f ARM: dts: meson8b: drop undocumented property from the Mal [...] adds 26d65140e92a ARM: dts: meson8b: fix the operating voltage of the Mali GPU adds 4232db2e2abe Merge tag 'amlogic-fixes' of https://git.kernel.org/pub/sc [...] adds 3cf10132ac8d ARM: dts: imx6ul: fix PWM[1-4] interrupts adds e73f65930f88 Merge tag 'imx-fixes-5.2-3' of git://git.kernel.org/pub/sc [...] adds fe2da896fd94 Merge tag 'armsoc-fixes' of git://git.kernel.org/pub/scm/l [...] adds 21acee4ecf9c HID: intel-ish-hid: Fix a use after free in load_fw_from_host() adds dcf768b0ac86 HID: chicony: add another quirk for PixArt mouse adds 315ffcc9a1e0 HID: uclogic: Add support for Huion HS64 tablet adds 3a9a2c86ce6e HID: logitech-dj: Fix forwarding of very long HID++ reports adds 0a95fc733da3 HID: multitouch: Add pointstick support for ALPS Touchpad adds b12bbdc5dd88 HID: intel-ish-hid: fix wrong driver_data usage adds 763cf1f2d9bf Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds 9014143bab2f fork: don't check parent_tidptr with CLONE_PIDFD adds bee19cd8f241 samples: make pidfd-metadata fail gracefully on older kernels adds 6fd2fe494b17 copy_process(): don't use ksys_close() on cleanups adds 30d158b143b6 proc: remove useless d_is_dir() check adds 7a702b4e82d8 Merge tag 'for-linus-20190627' of gitolite.kernel.org:pub/ [...] adds dec7e6494e1a dm init: fix incorrect uses of kstrndup() adds 10c9c8e7c09b dm init: remove trailing newline from calls to DMERR() and [...] adds 211ad4b73303 dm log writes: make sure super sector log updates are writ [...] adds a0651926553c dm table: don't copy from a NULL pointer in realloc_argv() adds 2eba4e640b2c dm verity: use message limit for data block corruption message adds 65ee21eb633c Merge tag 'for-5.2/dm-fixes-2' of git://git.kernel.org/pub [...] adds 41b3588dba6e clk: ti: clkctrl: Fix returning uninitialized data adds e63b063ecd24 clk: meson: fix MPLL 50M binding id typo adds 3ff46efbcd90 clk: meson: meson8b: fix a typo in the VPU parent names ar [...] adds f18d43046ad2 Merge tag 'clk-meson-5.2-1-fixes' of https://github.com/Ba [...] adds 9caec6620f25 clk: tegra210: Fix default rates for HDA clocks adds c8edb316b9bb clk: Do a DT parent lookup even when index < 0 adds 74684cce5ebd clk: socfpga: stratix10: fix divider entry for the emac clocks adds 556e2f6020bf Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pu [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 2 + arch/arm/boot/dts/gemini-dlink-dir-685.dts | 2 +- arch/arm/boot/dts/gemini-dlink-dns-313.dts | 2 +- arch/arm/boot/dts/imx6ul.dtsi | 8 +-- arch/arm/boot/dts/meson8.dtsi | 5 +- arch/arm/boot/dts/meson8b.dtsi | 11 ++-- arch/arm/mach-omap2/prm3xxx.c | 2 +- arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 18 +++---- arch/arm64/configs/defconfig | 1 + arch/csky/kernel/signal.c | 5 ++ drivers/clk/clk.c | 2 +- drivers/clk/meson/g12a.c | 4 +- drivers/clk/meson/g12a.h | 2 +- drivers/clk/meson/meson8b.c | 10 ++-- drivers/clk/socfpga/clk-s10.c | 4 +- drivers/clk/tegra/clk-tegra210.c | 2 + drivers/clk/ti/clkctrl.c | 7 ++- drivers/hid/hid-ids.h | 3 ++ drivers/hid/hid-logitech-dj.c | 4 +- drivers/hid/hid-multitouch.c | 4 ++ drivers/hid/hid-quirks.c | 1 + drivers/hid/hid-uclogic-core.c | 2 + drivers/hid/hid-uclogic-params.c | 2 + drivers/hid/intel-ish-hid/ishtp-fw-loader.c | 2 +- drivers/hid/intel-ish-hid/ishtp-hid-client.c | 4 +- drivers/hid/intel-ish-hid/ishtp/bus.c | 15 +++++- drivers/md/dm-init.c | 10 ++-- drivers/md/dm-log-writes.c | 23 ++++++++- drivers/md/dm-table.c | 2 +- drivers/md/dm-verity-target.c | 4 +- drivers/net/bonding/bond_main.c | 2 +- drivers/net/dsa/microchip/ksz_common.c | 6 +-- .../net/ethernet/aquantia/atlantic/aq_filters.c | 10 +++- drivers/net/ethernet/aquantia/atlantic/aq_nic.c | 1 + drivers/net/ethernet/aquantia/atlantic/aq_nic.h | 1 + .../ethernet/aquantia/atlantic/hw_atl/hw_atl_b0.c | 19 ++++--- drivers/net/ethernet/cadence/macb_main.c | 2 +- drivers/net/ethernet/emulex/benet/be_ethtool.c | 28 ++++++++--- drivers/net/ethernet/sis/sis900.c | 16 +++--- .../net/ethernet/stmicro/stmmac/stmmac_hwtstamp.c | 2 +- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 22 +++++--- drivers/net/ppp/ppp_mppe.c | 1 + drivers/net/team/team.c | 2 +- drivers/net/usb/qmi_wwan.c | 2 +- drivers/net/vrf.c | 2 +- fs/afs/callback.c | 4 +- fs/afs/inode.c | 31 +++++++----- fs/afs/internal.h | 8 ++- fs/afs/volume.c | 1 + fs/proc/base.c | 3 +- include/dt-bindings/clock/g12a-clkc.h | 2 +- include/linux/intel-ish-client-if.h | 1 + include/net/ip6_route.h | 4 +- include/net/route.h | 1 + include/net/tls.h | 15 ------ kernel/fork.c | 58 +++++++--------------- net/bluetooth/6lowpan.c | 4 +- net/ipv4/ip_output.c | 12 +++++ net/ipv4/raw.c | 2 +- net/ipv4/route.c | 33 ++++++++++++ net/ipv6/ip6_output.c | 2 +- net/ipv6/route.c | 5 +- net/netfilter/nf_flow_table_ip.c | 2 +- net/packet/af_packet.c | 23 +++++++-- net/packet/internal.h | 1 + net/sched/sch_cbs.c | 9 +++- net/sctp/endpointola.c | 8 +-- net/smc/af_smc.c | 5 +- net/smc/smc_core.c | 3 ++ net/tipc/core.c | 12 ++--- net/tipc/netlink_compat.c | 18 +++++-- net/tls/tls_main.c | 3 +- samples/pidfd/pidfd-metadata.c | 8 ++- 73 files changed, 356 insertions(+), 201 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig updated (a7cde103c18 -> b72664fd21c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project. from a7cde103c18 [MachineFunction] Base support for call site info tracking adds 7b81b613686 Silence gcc warning after r364458 adds 8479240b0a6 [AMDGPU] Fix +DumpCode to print an entry label for the firs [...] adds 69ce1c13196 [GlobalISel] Allow multiple VRegs in ArgInfo. NFC adds c3dbe239779 [GlobalISel] Accept multiple vregs in lowerFormalArgs adds 8138996128c [GlobalISel] Accept multiple vregs for lowerCall's result adds 43fb5ae50c5 [GlobalISel] Accept multiple vregs for lowerCall's args adds 253b53b2ecf [AArch64 GlobalISel] Cleanup CallLowering. NFCI adds 74a50a723bf [GlobalISel] Remove [un]packRegs from IRTranslator adds d528bcd9657 [DebugInfo] Avoid register coalesing unsoundly changing DBG [...] adds 7eeeb5947ec [ISEL][X86] Tracking of registers that forward call arguments adds 687d47c2b0c [yaml2obj] - Allow overriding e_shentsize, e_shoff, e_shnum [...] adds 90e121fbe6b [X86][AVX] SimplifyDemandedVectorElts - combine PERMPD(x) - [...] adds 5cd77f98a1a [clangd] Address limitations in SelectionTree: adds d45b4f861e6 [X86][SSE] Regenerate v48 shuffle test on a variety of targets adds 5360589b7d0 [Attributor] Deducing existing nounwind attribute. adds cfe9d0fb2bb [Object/invalid.test] - Convert most of the sub tests to YAML. adds 22c96a966b1 IR: compare type attributes deeply when looking into functions. adds 3ca8f2b007c Add triple to a test I just added. adds 3b184cf7e10 [mips] Reformat MSA instruction definitions. NFC adds bf5fc620d95 [mips] Fix indentation and split long lines. NFC adds 8c35c438162 [mips] Add GPR_64 predicate to some mov[zn] instructions adds cbab10099d6 [clangd] No need to setTraversalScope in SemanticHighlighting. adds f4f608d1f49 [LLD][ELF] - Replace invalid-e_shnum.s with YAML based version. adds c5cff5d3d16 [X86] getFauxShuffle - add DemandedElts as a filter adds 02449f9c3cf [ARM] Tighten restrictions on use of SP in v8.1-M CSEL. adds e5ce56fb950 [ARM] Make coprocessor number restrictions consistent. adds ffb2b347ffb [ARM] Fix handling of zero offsets in LOB instructions. adds 1a3dc8f6784 [ARM] Fix bogus assertions in copyPhysReg v8.1-M cases. adds 79dc930c131 [clang-tidy] Fix NDEBUG build [NFC] adds 71d3869f60c [Backend] Keep call site info valid through the backend adds 93a825c8fb9 [clangd] Fix a case where we fail to detect a header-declar [...] adds a056684c335 [docs][tools] Add missing "program" tags to rst files adds 7c83f0705a8 [mips] Add new items to the list of features unsupported by P5600 adds e9ec0b6f094 [mips] Mark pseudo select instructions by the `hasNoSchedul [...] adds c692a8dc51d [TargetLowering] SimplifyDemandedBits - use DemandedElts to [...] adds a0d45058ebb [DWARF] Handle the DW_OP_entry_value operand adds 408fc0849ea Revert r363658 "[SVE][IR] Scalable Vector IR Type with pr42 [...] adds 157b073fa54 [PowerPC][HTM] Fix disassembling buffer overflow for tabort [...] adds 93184302370 Provide hashers for string_view only if they are using the [...] adds d0e098696f9 [InstCombine] remove 'tmp' names and regenerate checks; NFC adds d44cb7a6567 [scudo][standalone] Introduce the C & C++ wrappers [fixed] adds 83e1a1e79b5 [TargetLowering] SimplifyDemandedVectorElts - add shift/rot [...] adds 7a9ca67fd55 [LiveRangeEdit] Fix build failure caused by the rL364536 adds a4771e9dfdb Bitcode: derive all types used from records instead of Values. adds 6b8a2515baa [clangd] Emit semantic highlighting tokens when the main AS [...] adds 92b32a90870 [docs][llvm-nm][llvm-objdump] Improve "See Also" section adds d6a46aff591 [LiveDebugValues] Emit the debug entry values adds 7d8274d54d0 Followup to revision 364545: Turns out that clang issues di [...] adds 3b77583e952 [Attr] Add "willreturn" function attribute adds 1339f74b8a3 [debug-info] Make a couple of tests more robust. adds 9f7f5858fe4 Recommit [PowerPC] Update P9 vector costs for insert/extrac [...] adds c3ab38eaa97 Revert Add github lockdown app to auto-close pull requests. adds 41e20d21015 [llvm-nm] Fix for BZ41711 - Class character for a symbol wi [...] adds 8747c5f4828 [ARM] Fix formatting issue in ARMISelLowering.cpp adds 74343eba37c [X86] getTargetVShiftByConstNode - reduce variable scope. NFCI. adds 3b4a667854e Add a sanity check to the domain socket tests. adds 0627b09863b [CodeGen] [SelectionDAG] More efficient code for X % C == 0 [...] adds e9a2f4fe2ca Use getConstantOperandAPInt instead of getConstantOperandVa [...] adds 152dd3b8542 [ARM] Move low overhead loop codegen tests into a separate [...] adds 32ef9292bea AMDGPU: Make fixing i1 copies robust against re-ordering adds a166b903d0e Fix lld build on Windows with MSVC due to C2461 adds 0a2b7b79fac Revert "[CodeGen] [SelectionDAG] More efficient code for X [...] adds 1fd1c609795 [X86] combineX86ShufflesRecursively - merge shuffles with m [...] adds 6b3f56b65fa [WebAssembly] Fix p2align in assembler. adds 774eabd0978 Revert "[LiveDebugValues] Emit the debug entry values" adds bb55ece2692 [OPENMP][NVPTX]Relax flush directive. adds 2dcd2c2493b [llvm-objdump] Update the doc for --disassemble-functions. adds 954014a0fac Add a missing '__uncvref_t' to the SFINAE constraints for o [...] adds f288cf9dfa1 [OPENMP]Generate correctly implicit flags for mapped data. adds bfd3f694805 [WebAssembly] AsmParser: better atomic inst detection adds c5486b23bc7 Correct the file path. NFC. adds bd34e50cf0a [NFC][CodeGen] Add negative test for X u% C == 0 fold (D63391) adds 1cf9e72cbc0 Update -analyze -scalar-evolution output for multiple exit [...] adds 6ed459fd41c Use "willreturn" in isGuaranteedToTransferExecutionToSuccessor adds c627aa2fa9c [PowerPC][NFC] Remove unused (and unsupported) fusion featu [...] adds f7a19f684bd [GN] Set exit code to 1 if changes are needed adds 564b03729b2 [GN] Update build file adds a95ca2b5ff1 [x86] prevent crashing from select narrowing with AVX512 adds 223df5b5402 [libcxxabi] Use an explicit list to export symbols from the dylib adds 22afca2ce02 [NFC][GVN] Pre-commit unary FNeg tests to fpmath.ll adds 7ecf1ec49a8 [x86] remove whitespace; NFC adds 559c6e17cd8 Make nrvo-string test more robust. adds fa36593f4c0 Convert line endings to LF. adds 8007ff1ab15 [compiler-rt] Rename lit.*.cfg.* -> lit.*.cfg.py.* adds 6e62a796d50 [GVN] Add support for unary FNeg to GVN pass adds 379a9f5e240 [sanitizer_common] Switch from zx_clock_get_new to zx_clock_get adds d9a59aeb049 [libFuzzer] Migrate to the new exception syscalls on Fuchsia adds 3b56e390dd1 Pattern match struct types in test case. adds 24dba1fe972 [WebAssembly] Enable an atomic.notify MC test adds 30cab5d6eef [NFC][GVNSink] Pre-commit unary FNeg test to fpmath.ll adds 4a8dc615346 [JITLink][MachO/x86-64] Add a testcase for X86_64_RELOC_GOT. adds a59cf878223 [NFC][APInt] Add (exhaustive) test for multiplicativeInverse() adds 29d05c005fa [CodeGen] [SelectionDAG] More efficient code for X % C == 0 [...] adds 13fde7a89a5 [analyzer] Fix clang-tidy crash on GCCAsmStmt adds c29abb50f29 Revert "[JITLink][MachO/x86-64] Add a testcase for X86_64_R [...] adds d11ea6518c1 hwasan: Teach the runtime to identify the local variable be [...] adds 5378afc02a3 hwasan: Use llvm.read_register intrinsic to read the PC on [...] adds 559b2e0187a hwasan: Fix an off-by-one error in PrintTagsAroundAddr. adds 4fcf0004fa7 [LangRef] Clarify codegen expectations for intrinsics with [...] adds ddc2804e1a5 Fix ASAN error caused by commit r364512. adds 92e625c2233 [InlineCost] make InlineCost assignable adds ecb7ac35f9d [GlobalISel][IRTranslator] Fix some PHI bugs related to jum [...] adds 9a89d657b1a Fixing a couple of wrong logical operator bugs. adds 5e66db6b8cd GlobalISel: Convert rest of MachineIRBuilder to using Register adds 1178dc3d0bf AMDGPU/GlobalISel: Convert to using Register adds c6fe8436e88 [PowerPC][NFC] Use `|=` to update `Simplified` flag adds 3018d1845b6 GlobalISel: Use Register adds 07fd88d7358 [AMDGPU] Packed thread ids in function call ABI adds 588a1709703 [NFC][PowerPC] Move XS*QP series instruction apart from XS* [...] adds 3b715d67dde [Support] Add fs::getUmask() function and change fs::setPer [...] adds 1c7aec1c936 [Support] Fix add fs::getUmask() patch adds e832adea0ff [X86] Remove some duplicate patterns that already exist as [...] adds 2adab5a1426 Silence gcc warning in testcase [NFC] adds cbb88a51699 [X86] Connect the output chain properly when combining vzex [...] adds 8be372b1901 [ARM] MVE vector shuffles adds be05b85db9f [ARM] Select MVE add and sub adds 9a92be1b355 [HardwareLoops] Loop counter guard intrinsic adds 62889b0ea54 [ARM] Select MVE fp add and sub adds 8ab8a60a1ec [CTU] Add missing statistics adds fc4102417b1 [ARM] Mark div and rem as expand for MVE adds 2bc48f503a1 [AVR] Don't look for the TargetFrameLowering in the FrameLo [...] adds 07e53fee145 [ARM] MVE loads and stores adds e662b6985a8 [DebugInfo] GSYM cleanups after D63104/r364427 adds 29ff1b4f465 [ARM] Fix integer UB in MVE load/store immediate handling. adds eb7080ac6e5 [ARM] Widening loads and narrowing stores adds 493a1202595 [DebugInfo] Simplify GSYM::AddressRange and GSYM::AddressRanges adds 02e743586e9 [DebugInfo] Fix setStartAddress after r364637 adds fd0ad4b24d6 [ELF] Do not produce DT_JMPREL and DT_PLTGOT if .rela.plt i [...] adds ff70cbc8957 [ARM] MVE patterns for VABS and VNEG adds 28839440352 [ARM] Mark math routines as non-legal for MVE adds 9af44742538 [NFC][Codegen] Revisit test coverage for X % C == 0 fold adds 9dbdfe6b785 [ARM] Add MVE mul patterns adds a54e1a0f012 [X86] CombineShuffleWithExtract - only require 1 source to [...] adds 1d572ce3955 [AMDGPU][MC] Enabled constant expressions as operands of sendmsg adds 13d9c723c89 [NFC][NewGVN] Pre-commit unary FNeg test to fpmath.ll adds 405f8fc812c [OPENMP]Fix checks for DSA in simd constructs. adds 40b88e07e2d [Hexagon] driver uses out-of-date option name and binary name adds 9fab46ca0bd [NFC][Float2Int] Pre-commit unary FNeg test to basic.ll adds b7c31ff4a22 [OPENMP]Fix DSA for loop iteration variables in simd loops. adds d12966c0883 [AMDGPU][MC] Fix for sanitizer failure in 364645 adds 9f1dffdb024 [NFC][InstCombine] Shift amount reassociation: add flag pre [...] adds 176b9f65168 [llvm-cov[ Fix lcov coverage report contains functions from [...] adds e39e958da36 [ARM] Add support for the MVE long shift instructions adds 73f9d9aa64b [OPENMP]Fix top DSA for static members. adds e1eb25ff3e5 [AMDGPU][MC] Fix 2 for sanitizer failure in 364645 adds 3b4f086df4a [NFC][InstCombine] Shift amount reassociation: revisit flag [...] adds 633d222d30b [WebAssembly] Added visibility and ident directives to Wasm [...] adds 5cbff431782 [COFF] Fix .rsrc sections with differing permissions adds 0b8b4195371 [NFC][Codegen] Revisit test coverage for X % C == 0 fold on [...] adds 5be69ebe121 [TSan] Improve handling of stack pointer mangling in {set,l [...] adds 021d2f20933 Update CODE_OWNERS.txt for clang-doc adds 5f8b9092fff [ODRHash] Fix null pointer dereference for ObjC selectors w [...] adds 7108df964aa hwasan: Remove the old frame descriptor mechanism. adds 8864b4360aa Make sure the thread list is updated before you set the sto [...] adds 978a08c8854 [X86] CombineShuffleWithExtract - recurse through EXTRACT_S [...] adds 7d78e5cc811 [UpdateChecks] Add support for armv7-apple-darwin adds 9db6073381d [GDBRemote] Remove code that flushes GDB remote packets adds 93a290fdc97 [clang-doc] De-duplicate comments and locations adds 36c3d1312a0 [unittests][Support] Fix LLVM-Unit :: Support/./SupportTest [...] adds 62a627ae781 Re-apply r364600 with fixes. adds 70a8027c60f [llvm-ar] Document response file support in --help adds d900ef0a5b1 [clang-doc] Handle anonymous namespaces adds 4b733ca617e Default to Secure PLT on PPC for musl libc. adds 1c6337ca5ab [TSan] Fix build build breakage on Android adds 9a6cef74d8a [demangle] Support for C++2a char8_t adds ab4b2364e56 [GVNSink] Add unary FNeg support to GVNSink pass adds 642fe780abe Revert enabling frame pointer elimination on OpenBSD for now. adds 30e5cf1d8f3 [NewGVN] Add unary FNeg support to NewGVN pass adds 597ba180086 [WebAssembly] Assembler: Improve section parsing. adds fc222e23cae [WebAssembly] Assembler: Allow offsets and p2align in symbol load. adds 1242d8f333a [OPENMP]Improve analysis of implicit captures. adds 573b241c68a [Lanai] auto-generate complete test checks; NFC adds b671535983f [NFC][NewGVN] Explicitly check fpmath metadata in fpmath.ll adds f2128b28cdb Get the expression parser to handle missing weak symbols. M [...] adds 9126c84f50f [x86] remove stale comment about cmov; NFC adds 35bcba4fae8 [WebAssembly] Allow @object in .type directives. adds 319c87d94fd [WebAssembly] Assembler: support .int16/32/64 directives. adds caf4cee6fe8 [clang][test][NFC] Explicitly specify clang ABI in AST Dumper test adds 69d9c314337 AMDGPU: Add baseline test for packed shufflevector adds da47e2cac38 Revert "[clang][NewPM] Fix broken profile test" adds 1504b6ee7ea [IndVars] Remove a bit of manual constant folding [NFC] adds ade51624327 AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics adds 6aafb3068f9 AMDGPU/GlobalISel: RegBankSelect for amdgcn.div.fmas adds 5ea3c9adb27 AMDGPU/GlobalISel: RegBankSelect for icmp/fcmp intrinsics adds b416d5fc8b8 AMDGPU/GlobalISel: RegBankSelect for some easy intrinsics adds adb1f21e521 AMDGPU/GlobalISel: RegBankSelect for some DS intrinsics adds fd82cf4f4d0 AMDGPU/GlobalISel: RegBankSelect for atomic.inc/atomic.dec adds be4148062b1 [TSan] Attempt to fix linker error for Linux on AArch64 adds 0d452097571 AMDGPU/GlobalISel: RegBankSelect for update.dpp adds a83e94ebf26 Use const auto * adds 7889d4ce66f AMDGPU/GlobalISel: Add some more tests for icmp select adds 765eba38c8d [Driver] Fix style issues of --print-supported-cpus after D63105 adds b72664fd21c Partial revert of "[llvm-ar] Document response file support [...] No new revisions were added by this update. Summary of changes: .github/lockdown.yml | 33 - clang-tools-extra/CODE_OWNERS.TXT | 4 + clang-tools-extra/clang-doc/Representation.cpp | 39 + clang-tools-extra/clang-doc/Representation.h | 50 + clang-tools-extra/clang-doc/Serialize.cpp | 75 +- clang-tools-extra/clang-doc/tool/ClangDocMain.cpp | 7 +- .../clang-tidy/utils/TransformerClangTidyCheck.cpp | 2 + clang-tools-extra/clangd/ClangdServer.cpp | 19 +- clang-tools-extra/clangd/ClangdServer.h | 11 +- clang-tools-extra/clangd/Selection.cpp | 154 +- clang-tools-extra/clangd/SemanticHighlighting.cpp | 3 +- clang-tools-extra/clangd/SemanticHighlighting.h | 4 +- clang-tools-extra/clangd/refactor/Rename.cpp | 25 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 41 +- .../clangd/unittests/SelectionTests.cpp | 61 +- .../clangd/unittests/SemanticHighlightingTests.cpp | 26 + .../unittests/clang-doc/MergeTest.cpp | 36 +- .../unittests/clang-doc/SerializeTest.cpp | 1 + clang/include/clang/Driver/Options.td | 6 +- clang/lib/AST/ODRHash.cpp | 7 +- clang/lib/CodeGen/BackendUtil.cpp | 6 - clang/lib/CodeGen/CGOpenMPRuntime.cpp | 26 +- clang/lib/CrossTU/CrossTranslationUnit.cpp | 8 +- clang/lib/Driver/Driver.cpp | 20 +- clang/lib/Driver/ToolChains/Clang.cpp | 13 - clang/lib/Driver/ToolChains/Hexagon.cpp | 4 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 +- clang/lib/Sema/SemaOpenMP.cpp | 82 +- clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 5 + .../AST/ast-dump-record-definition-data-json.cpp | 2 +- clang/test/Analysis/egraph-asm-goto-no-crash.cpp | 26 + clang/test/CodeGenObjC/strong-in-c-struct.m | 28 +- clang/test/Driver/frame-pointer-elim.c | 13 - clang/test/Driver/print-supported-cpus.c | 36 +- clang/test/Modules/odr_hash.mm | 31 + .../distribute_parallel_for_default_messages.cpp | 8 +- ...stribute_parallel_for_simd_default_messages.cpp | 8 +- clang/test/OpenMP/nvptx_lambda_capturing.cpp | 4 +- clang/test/OpenMP/simd_loop_messages.cpp | 32 +- clang/test/OpenMP/target_codegen.cpp | 4 +- clang/test/OpenMP/target_firstprivate_codegen.cpp | 12 +- clang/test/OpenMP/target_map_codegen.cpp | 40 +- clang/test/OpenMP/target_parallel_codegen.cpp | 4 +- clang/test/OpenMP/target_parallel_for_codegen.cpp | 4 +- .../target_parallel_for_default_messages.cpp | 4 +- .../OpenMP/target_parallel_for_simd_codegen.cpp | 4 +- .../target_parallel_for_simd_default_messages.cpp | 4 +- clang/test/OpenMP/target_simd_codegen.cpp | 4 +- clang/test/OpenMP/target_teams_codegen.cpp | 6 +- .../OpenMP/target_teams_distribute_codegen.cpp | 6 +- ...rget_teams_distribute_firstprivate_messages.cpp | 2 +- .../target_teams_distribute_simd_codegen.cpp | 6 +- .../teams_distribute_firstprivate_messages.cpp | 2 +- .../teams_distribute_lastprivate_messages.cpp | 2 +- ...stribute_parallel_for_firstprivate_messages.cpp | 2 +- ...istribute_parallel_for_lastprivate_messages.cpp | 2 +- ..._distribute_parallel_for_reduction_messages.cpp | 4 +- ...stribute_parallel_for_simd_aligned_messages.cpp | 2 +- ...ute_parallel_for_simd_firstprivate_messages.cpp | 2 +- ...bute_parallel_for_simd_lastprivate_messages.cpp | 2 +- ...istribute_parallel_for_simd_linear_messages.cpp | 4 +- ...ribute_parallel_for_simd_reduction_messages.cpp | 4 +- .../OpenMP/teams_distribute_reduction_messages.cpp | 4 +- .../teams_distribute_simd_aligned_messages.cpp | 2 +- ...teams_distribute_simd_firstprivate_messages.cpp | 2 +- .../teams_distribute_simd_lastprivate_messages.cpp | 2 +- .../teams_distribute_simd_linear_messages.cpp | 4 +- .../teams_distribute_simd_reduction_messages.cpp | 4 +- clang/test/OpenMP/teams_firstprivate_messages.cpp | 2 +- clang/test/OpenMP/teams_reduction_messages.cpp | 4 +- clang/test/Profile/gcc-flag-compatibility.c | 12 +- clang/tools/driver/cc1_main.cpp | 9 +- compiler-rt/lib/fuzzer/FuzzerUtilFuchsia.cpp | 54 +- compiler-rt/lib/hwasan/hwasan.cpp | 36 +- compiler-rt/lib/hwasan/hwasan.h | 8 +- compiler-rt/lib/hwasan/hwasan_report.cpp | 96 +- .../lib/sanitizer_common/sanitizer_fuchsia.cc | 2 +- .../lib/sanitizer_common/sanitizer_ring_buffer.h | 2 +- .../lib/sanitizer_common/sanitizer_symbolizer.cc | 10 + .../lib/sanitizer_common/sanitizer_symbolizer.h | 28 + .../sanitizer_symbolizer_internal.h | 12 +- .../sanitizer_symbolizer_libcdep.cc | 79 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 75 +- compiler-rt/lib/scudo/standalone/flags_parser.cc | 1 + compiler-rt/lib/scudo/standalone/flags_parser.h | 1 - .../lib/scudo/standalone/tests/CMakeLists.txt | 44 +- .../lib/scudo/standalone/tests/wrappers_c_test.cc | 225 ++ .../scudo/standalone/tests/wrappers_cpp_test.cc | 117 + compiler-rt/lib/scudo/standalone/tsd.h | 5 + compiler-rt/lib/scudo/standalone/wrappers_c.cc | 39 + compiler-rt/lib/scudo/standalone/wrappers_c.h | 52 + compiler-rt/lib/scudo/standalone/wrappers_c.inc | 176 ++ .../lib/scudo/standalone/wrappers_c_bionic.cc | 49 + .../lib/scudo/standalone/wrappers_c_checks.h | 67 + compiler-rt/lib/scudo/standalone/wrappers_cpp.cc | 107 + compiler-rt/lib/tsan/rtl/tsan_interceptors.cc | 3 + compiler-rt/lib/tsan/rtl/tsan_platform.h | 1 + compiler-rt/lib/tsan/rtl/tsan_platform_linux.cc | 34 + compiler-rt/lib/tsan/rtl/tsan_platform_mac.cc | 4 + compiler-rt/lib/tsan/rtl/tsan_rtl_aarch64.S | 8 - compiler-rt/test/asan/CMakeLists.txt | 24 +- .../Android/{lit.local.cfg => lit.local.cfg.py} | 0 .../Darwin/{lit.local.cfg => lit.local.cfg.py} | 0 .../Helpers/{lit.local.cfg => lit.local.cfg.py} | 0 .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Posix/{lit.local.cfg => lit.local.cfg.py} | 0 .../Windows/{lit.local.cfg => lit.local.cfg.py} | 0 .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/asan/{lit.cfg => lit.cfg.py} | 2 +- .../asan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/builtins/CMakeLists.txt | 8 +- .../Darwin/{lit.local.cfg => lit.local.cfg.py} | 0 .../test/builtins/Unit/{lit.cfg => lit.cfg.py} | 2 +- .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/builtins/{lit.cfg => lit.cfg.py} | 0 .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/cfi/CMakeLists.txt | 8 +- .../icall/{lit.local.cfg => lit.local.cfg.py} | 0 .../cross-dso/{lit.local.cfg => lit.local.cfg.py} | 0 .../cfi/icall/{lit.local.cfg => lit.local.cfg.py} | 0 compiler-rt/test/cfi/{lit.cfg => lit.cfg.py} | 0 .../cfi/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/crt/CMakeLists.txt | 4 +- compiler-rt/test/crt/{lit.cfg => lit.cfg.py} | 0 .../crt/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/dfsan/CMakeLists.txt | 4 +- compiler-rt/test/dfsan/{lit.cfg => lit.cfg.py} | 0 .../dfsan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/fuzzer/CMakeLists.txt | 12 +- compiler-rt/test/fuzzer/{lit.cfg => lit.cfg.py} | 0 .../fuzzer/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- .../unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/gwp_asan/CMakeLists.txt | 12 +- compiler-rt/test/gwp_asan/{lit.cfg => lit.cfg.py} | 0 .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- .../unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/hwasan/CMakeLists.txt | 4 +- .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Posix/{lit.local.cfg => lit.local.cfg.py} | 0 .../test/hwasan/TestCases/stack-uar-dynamic.c | 23 + .../test/hwasan/TestCases/stack-uar-realign.c | 20 + compiler-rt/test/hwasan/TestCases/stack-uar.c | 23 +- compiler-rt/test/hwasan/{lit.cfg => lit.cfg.py} | 0 .../hwasan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/interception/CMakeLists.txt | 4 +- .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 .../test/{lit.common.cfg => lit.common.cfg.py} | 2 +- compiler-rt/test/lit.common.configured.in | 2 +- compiler-rt/test/lsan/CMakeLists.txt | 8 +- .../Darwin/{lit.local.cfg => lit.local.cfg.py} | 0 .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Posix/{lit.local.cfg => lit.local.cfg.py} | 0 .../lsan/{lit.common.cfg => lit.common.cfg.py} | 2 +- .../lsan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/msan/CMakeLists.txt | 8 +- .../msan/Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/msan/{lit.cfg => lit.cfg.py} | 0 .../msan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/profile/CMakeLists.txt | 4 +- .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Posix/{lit.local.cfg => lit.local.cfg.py} | 0 compiler-rt/test/profile/{lit.cfg => lit.cfg.py} | 2 +- .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/safestack/CMakeLists.txt | 4 +- compiler-rt/test/safestack/{lit.cfg => lit.cfg.py} | 0 .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/sanitizer_common/CMakeLists.txt | 8 +- .../Darwin/{lit.local.cfg => lit.local.cfg.py} | 0 .../FreeBSD/{lit.local.cfg => lit.local.cfg.py} | 0 .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../NetBSD/{lit.local.cfg => lit.local.cfg.py} | 0 .../Posix/{lit.local.cfg => lit.local.cfg.py} | 0 .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 .../{lit.common.cfg => lit.common.cfg.py} | 0 .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/scudo/CMakeLists.txt | 8 +- compiler-rt/test/scudo/{lit.cfg => lit.cfg.py} | 0 .../scudo/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/scudo/standalone/CMakeLists.txt | 4 +- .../unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/shadowcallstack/CMakeLists.txt | 4 +- .../test/shadowcallstack/{lit.cfg => lit.cfg.py} | 0 .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/tsan/CMakeLists.txt | 16 +- .../Darwin/{lit.local.cfg => lit.local.cfg.py} | 0 .../tsan/Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- .../libcxx/{lit.local.cfg => lit.local.cfg.py} | 0 .../{lit.local.cfg => lit.local.cfg.py} | 0 compiler-rt/test/tsan/{lit.cfg => lit.cfg.py} | 4 +- .../tsan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/ubsan/CMakeLists.txt | 8 +- .../Misc/Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../Function/{lit.local.cfg => lit.local.cfg.py} | 0 .../Linux/{lit.local.cfg => lit.local.cfg.py} | 0 .../ubsan/{lit.common.cfg => lit.common.cfg.py} | 2 +- .../ubsan/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/ubsan_minimal/CMakeLists.txt | 4 +- .../{lit.common.cfg => lit.common.cfg.py} | 2 +- .../{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- compiler-rt/test/xray/CMakeLists.txt | 8 +- .../Unit/{lit.site.cfg.in => lit.site.cfg.py.in} | 0 compiler-rt/test/xray/{lit.cfg => lit.cfg.py} | 0 .../xray/{lit.site.cfg.in => lit.site.cfg.py.in} | 2 +- ...{lit.common.unit.cfg => lit.common.unit.cfg.py} | 0 .../unittests/lit.common.unit.configured.in | 2 +- compiler-rt/unittests/lit_unittest_cfg_utils.py | 2 +- debuginfo-tests/nrvo-string.cpp | 7 +- libcxx/include/optional | 2 +- libcxx/include/string_view | 8 +- .../basic.string.hash/char_type_hash.fail.cpp | 2 +- .../string.view.hash/char_type.hash.fail.cpp} | 11 +- .../optional.object.assign/assign_value.pass.cpp | 12 + libcxxabi/lib/itanium-base.exp | 373 +++ libcxxabi/lib/new-delete.exp | 20 + libcxxabi/lib/personality-sjlj.exp | 1 + libcxxabi/lib/personality-v0.exp | 1 + libcxxabi/src/CMakeLists.txt | 21 + libcxxabi/src/demangle/ItaniumDemangle.h | 4 + libcxxabi/test/test_demangle.pass.cpp | 3 + lld/COFF/SymbolTable.cpp | 4 +- lld/COFF/Writer.cpp | 32 +- lld/ELF/SyntheticSections.cpp | 2 +- lld/test/COFF/Inputs/id.res.o | Bin 0 -> 220 bytes lld/test/COFF/resource-objs.test | 5 + lld/test/ELF/invalid/Inputs/invalid-e_shnum.elf | Bin 64 -> 0 bytes lld/test/ELF/invalid/invalid-e_shnum.s | 3 - lld/test/ELF/invalid/invalid-e_shnum.test | 15 + .../ELF/linkerscript/empty-relaplt-dyntags.test | 44 + lldb/include/lldb/Expression/IRExecutionUnit.h | 12 +- lldb/include/lldb/Symbol/Symbol.h | 7 +- lldb/include/lldb/lldb-enumerations.h | 2 + .../test/expression_command/weak_symbols/Makefile | 26 + .../weak_symbols/TestWeakSymbols.py | 83 + .../test/expression_command/weak_symbols/dylib.c | 14 + .../test/expression_command/weak_symbols/dylib.h | 8 + .../test/expression_command/weak_symbols/main.c | 23 + .../weak_symbols/module.modulemap | 3 + .../gdb_remote_client/TestRecognizeBreakpoint.py | 139 + .../gdb_remote_client/gdbclientutils.py | 5 + .../gdb_remote_client/operating_system_2.py | 62 + lldb/source/Expression/IRExecutionUnit.cpp | 91 +- lldb/source/Expression/IRInterpreter.cpp | 5 +- .../Darwin-Kernel/DynamicLoaderDarwinKernel.h | 2 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.h | 2 +- .../Plugins/ExpressionParser/Clang/IRForTarget.cpp | 18 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 2 + .../gdb-remote/GDBRemoteCommunicationClient.cpp | 7 - .../Process/gdb-remote/ProcessGDBRemote.cpp | 17 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 10 +- lldb/source/Symbol/Block.cpp | 4 +- lldb/source/Symbol/Symbol.cpp | 15 +- lldb/source/Target/Process.cpp | 10 +- lldb/unittests/Host/SocketTest.cpp | 6 +- llvm/docs/CommandGuide/FileCheck.rst | 2 + llvm/docs/CommandGuide/bugpoint.rst | 2 + llvm/docs/CommandGuide/dsymutil.rst | 2 + llvm/docs/CommandGuide/lit.rst | 2 + llvm/docs/CommandGuide/llc.rst | 7 + llvm/docs/CommandGuide/lli.rst | 2 + llvm/docs/CommandGuide/llvm-ar.rst | 1 + llvm/docs/CommandGuide/llvm-as.rst | 2 + llvm/docs/CommandGuide/llvm-bcanalyzer.rst | 2 + llvm/docs/CommandGuide/llvm-build.rst | 1 + llvm/docs/CommandGuide/llvm-config.rst | 1 + llvm/docs/CommandGuide/llvm-cov.rst | 2 + llvm/docs/CommandGuide/llvm-cxxfilt.rst | 2 + llvm/docs/CommandGuide/llvm-cxxmap.rst | 2 + llvm/docs/CommandGuide/llvm-diff.rst | 1 + llvm/docs/CommandGuide/llvm-dis.rst | 1 + llvm/docs/CommandGuide/llvm-dwarfdump.rst | 2 + llvm/docs/CommandGuide/llvm-exegesis.rst | 2 + llvm/docs/CommandGuide/llvm-extract.rst | 2 + llvm/docs/CommandGuide/llvm-lib.rst | 1 + llvm/docs/CommandGuide/llvm-link.rst | 2 + llvm/docs/CommandGuide/llvm-lipo.rst | 2 + llvm/docs/CommandGuide/llvm-mca.rst | 7 + llvm/docs/CommandGuide/llvm-nm.rst | 5 +- llvm/docs/CommandGuide/llvm-objdump.rst | 14 +- llvm/docs/CommandGuide/llvm-pdbutil.rst | 2 + llvm/docs/CommandGuide/llvm-profdata.rst | 2 + llvm/docs/CommandGuide/llvm-readobj.rst | 2 + llvm/docs/CommandGuide/llvm-stress.rst | 2 + llvm/docs/CommandGuide/llvm-symbolizer.rst | 2 + llvm/docs/CommandGuide/opt.rst | 2 + llvm/docs/CommandGuide/tblgen.rst | 2 + llvm/docs/LangRef.rst | 82 +- llvm/docs/WritingAnLLVMPass.rst | 4 +- llvm/include/llvm/ADT/DenseMapInfo.h | 16 - llvm/include/llvm/Analysis/InlineCost.h | 4 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 3 + llvm/include/llvm/BinaryFormat/Dwarf.def | 2 + llvm/include/llvm/Bitcode/LLVMBitCodes.h | 3 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 59 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 12 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 94 +- .../llvm/CodeGen/GlobalISel/RegBankSelect.h | 4 +- .../llvm/CodeGen/GlobalISel/RegisterBankInfo.h | 21 +- llvm/include/llvm/CodeGen/MachineFunction.h | 6 + llvm/include/llvm/CodeGen/SelectionDAG.h | 15 + llvm/include/llvm/CodeGen/TargetLowering.h | 6 + llvm/include/llvm/DebugInfo/CodeView/TypeHashing.h | 6 +- llvm/include/llvm/DebugInfo/GSYM/FileEntry.h | 9 +- llvm/include/llvm/DebugInfo/GSYM/FunctionInfo.h | 22 +- llvm/include/llvm/DebugInfo/GSYM/InlineInfo.h | 10 +- llvm/include/llvm/DebugInfo/GSYM/LineEntry.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/Range.h | 70 +- llvm/include/llvm/DebugInfo/GSYM/StringTable.h | 2 +- llvm/include/llvm/Demangle/ItaniumDemangle.h | 4 + llvm/include/llvm/IR/Attributes.td | 3 + llvm/include/llvm/IR/DebugInfoMetadata.h | 15 +- llvm/include/llvm/IR/DerivedTypes.h | 68 +- llvm/include/llvm/IR/Intrinsics.td | 6 + llvm/include/llvm/IR/Type.h | 1 - llvm/include/llvm/ObjectYAML/ELFYAML.h | 5 + llvm/include/llvm/Support/FileSystem.h | 13 +- llvm/include/llvm/Support/ScalableSize.h | 43 - llvm/include/llvm/Transforms/IPO/Attributor.h | 17 + llvm/lib/Analysis/ScalarEvolution.cpp | 24 +- llvm/lib/Analysis/ValueTracking.cpp | 5 + llvm/lib/AsmParser/LLLexer.cpp | 2 +- llvm/lib/AsmParser/LLParser.cpp | 14 +- llvm/lib/AsmParser/LLToken.h | 2 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 425 ++- llvm/lib/Bitcode/Reader/ValueList.cpp | 12 +- llvm/lib/Bitcode/Reader/ValueList.h | 28 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 7 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 + llvm/lib/CodeGen/AsmPrinter/DebugLocEntry.h | 1 + llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 16 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 5 + llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 17 + llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h | 15 + llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 61 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 138 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 14 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 100 +- llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp | 20 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 44 +- llvm/lib/CodeGen/HardwareLoops.cpp | 121 +- llvm/lib/CodeGen/InlineSpiller.cpp | 2 + llvm/lib/CodeGen/LiveRangeEdit.cpp | 2 + llvm/lib/CodeGen/MachineFunction.cpp | 23 + llvm/lib/CodeGen/MachineOutliner.cpp | 12 +- llvm/lib/CodeGen/PeepholeOptimizer.cpp | 2 + llvm/lib/CodeGen/RegisterCoalescer.cpp | 87 +- .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 159 +- llvm/lib/CodeGen/TargetInstrInfo.cpp | 10 +- llvm/lib/CodeGen/XRayInstrumentation.cpp | 2 + llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 20 +- llvm/lib/DebugInfo/GSYM/FunctionInfo.cpp | 3 +- llvm/lib/DebugInfo/GSYM/InlineInfo.cpp | 2 +- llvm/lib/DebugInfo/GSYM/LLVMBuild.txt | 2 +- llvm/lib/DebugInfo/GSYM/Range.cpp | 52 +- llvm/lib/IR/AsmWriter.cpp | 5 +- llvm/lib/IR/Attributes.cpp | 2 + llvm/lib/IR/DebugInfoMetadata.cpp | 21 +- llvm/lib/IR/LLVMContextImpl.h | 2 +- llvm/lib/IR/Type.cpp | 13 +- llvm/lib/IR/Verifier.cpp | 36 +- llvm/lib/MC/MCParser/WasmAsmParser.cpp | 97 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 5 + llvm/lib/Support/APInt.cpp | 2 + llvm/lib/Support/Unix/Path.inc | 14 +- llvm/lib/Support/Windows/Path.inc | 7 +- llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 75 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 7 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 12 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 29 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 24 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 28 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 167 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 4 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 262 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 57 +- llvm/lib/Target/AMDGPU/SIDefines.h | 13 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 97 +- llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp | 21 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 108 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 42 + llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 8 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 22 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 89 +- llvm/lib/Target/ARM/ARMCallLowering.h | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 353 ++- llvm/lib/Target/ARM/ARMISelLowering.h | 8 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 31 + llvm/lib/Target/ARM/ARMInstrMVE.td | 223 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 224 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 25 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 19 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 12 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 4 +- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 43 +- .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 11 +- llvm/lib/Target/AVR/AVRFrameLowering.cpp | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 19 +- llvm/lib/Target/Mips/MipsCallLowering.h | 2 +- llvm/lib/Target/Mips/MipsCondMov.td | 22 +- llvm/lib/Target/Mips/MipsInstrInfo.td | 10 +- llvm/lib/Target/Mips/MipsMSAInstrInfo.td | 78 +- llvm/lib/Target/Mips/MipsScheduleP5600.td | 6 +- .../PowerPC/Disassembler/PPCDisassembler.cpp | 6 - llvm/lib/Target/PowerPC/PPC.td | 5 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 11 +- llvm/lib/Target/PowerPC/PPCInstrHTM.td | 38 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 4 - llvm/lib/Target/PowerPC/PPCInstrVSX.td | 66 +- llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 2 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.td | 2 - llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 4 +- llvm/lib/Target/PowerPC/PPCSubtarget.h | 2 - llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 29 + .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 112 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 10 +- llvm/lib/Target/X86/X86CallLowering.cpp | 27 +- llvm/lib/Target/X86/X86CallLowering.h | 2 +- llvm/lib/Target/X86/X86ExpandPseudo.cpp | 1 + llvm/lib/Target/X86/X86ISelLowering.cpp | 123 +- llvm/lib/Target/X86/X86ISelLowering.h | 3 +- llvm/lib/Target/X86/X86InstrAVX512.td | 6 +- llvm/lib/Transforms/IPO/Attributor.cpp | 95 +- .../Instrumentation/HWAddressSanitizer.cpp | 106 +- llvm/lib/Transforms/Scalar/GVN.cpp | 1 + llvm/lib/Transforms/Scalar/GVNSink.cpp | 1 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 19 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 1 + llvm/lib/Transforms/Utils/CodeExtractor.cpp | 1 + llvm/lib/Transforms/Utils/FunctionComparator.cpp | 13 + .../Analysis/CostModel/PowerPC/insert_extract.ll | 48 +- llvm/test/Analysis/ScalarEvolution/trip-count14.ll | 4 + llvm/test/Bitcode/attributes.ll | 11 +- llvm/test/Bitcode/compatibility.ll | 4 - llvm/test/Bitcode/invalid.test | 2 +- .../GlobalISel/arm64-irtranslator-switch.ll | 1141 ++++++++ .../AArch64/GlobalISel/arm64-irtranslator.ll | 13 +- .../AArch64/GlobalISel/call-translator-cse.ll | 10 +- .../AArch64/GlobalISel/call-translator-ios.ll | 9 +- .../CodeGen/AArch64/GlobalISel/call-translator.ll | 44 +- llvm/test/CodeGen/AArch64/urem-seteq-optsize.ll | 12 +- .../CodeGen/AArch64/urem-seteq-vec-nonsplat.ll | 670 ++++- llvm/test/CodeGen/AArch64/urem-seteq-vec-splat.ll | 181 +- llvm/test/CodeGen/AArch64/urem-seteq.ll | 186 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 112 +- .../GlobalISel/irtranslator-amdgpu_kernel.ll | 8 +- .../GlobalISel/regbankselect-amdgcn.atomic.dec.mir | 80 + .../GlobalISel/regbankselect-amdgcn.atomic.inc.mir | 80 + .../GlobalISel/regbankselect-amdgcn.div.fmas.mir | 106 + .../GlobalISel/regbankselect-amdgcn.ds.append.mir | 36 + .../regbankselect-amdgcn.ds.bpermute.mir | 24 + .../GlobalISel/regbankselect-amdgcn.ds.consume.mir | 36 + .../GlobalISel/regbankselect-amdgcn.ds.fmax.mir | 83 + .../GlobalISel/regbankselect-amdgcn.ds.fmin.mir | 83 + .../GlobalISel/regbankselect-amdgcn.ds.permute.mir | 24 + .../GlobalISel/regbankselect-amdgcn.fcmp.mir | 67 + .../regbankselect-amdgcn.groupstaticsize.mir | 14 + .../GlobalISel/regbankselect-amdgcn.icmp.mir | 67 + ...bankselect-amdgcn.s.get.waveid.in.workgroup.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.getpc.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.getreg.mir | 14 + .../regbankselect-amdgcn.s.memrealtime.mir | 14 + .../GlobalISel/regbankselect-amdgcn.s.memtime.mir | 14 + .../GlobalISel/regbankselect-amdgcn.update.dpp.mir | 82 + llvm/test/CodeGen/AMDGPU/call-constexpr.ll | 1 + .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 178 +- llvm/test/CodeGen/AMDGPU/debug.ll | 2 + llvm/test/CodeGen/AMDGPU/i1-copies-rpo.mir | 51 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll | 2 +- llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll | 928 +++++++ llvm/test/CodeGen/AMDGPU/zext-lid.ll | 26 +- .../CodeGen/ARM/GlobalISel/arm-param-lowering.ll | 120 +- llvm/test/CodeGen/ARM/ldst-f32-2-i32.ll | 14 +- llvm/test/CodeGen/ARM/shift_parts.ll | 221 ++ llvm/test/CodeGen/Lanai/sub-cmp-peephole.ll | 117 +- llvm/test/CodeGen/PowerPC/htm.ll | 20 + llvm/test/CodeGen/PowerPC/ppc32-pic-large.ll | 2 + llvm/test/CodeGen/Thumb2/mve-basic.ll | 35 + llvm/test/CodeGen/Thumb2/mve-bitcasts.ll | 3 +- llvm/test/CodeGen/Thumb2/mve-div-expand.ll | 1243 +++++++++ llvm/test/CodeGen/Thumb2/mve-fmath.ll | 2322 ++++++++++++++++ llvm/test/CodeGen/Thumb2/mve-fp-negabs.ll | 169 ++ llvm/test/CodeGen/Thumb2/mve-ldst-offset.ll | 1222 +++++++++ llvm/test/CodeGen/Thumb2/mve-ldst-postinc.ll | 1245 +++++++++ llvm/test/CodeGen/Thumb2/mve-ldst-preinc.ll | 1245 +++++++++ llvm/test/CodeGen/Thumb2/mve-ldst-regimm.ll | 158 ++ llvm/test/CodeGen/Thumb2/mve-loadstore.ll | 175 ++ llvm/test/CodeGen/Thumb2/mve-shuffle.ll | 624 +++++ llvm/test/CodeGen/Thumb2/mve-simple-arith.ll | 385 +++ llvm/test/CodeGen/Thumb2/mve-vdup.ll | 138 + llvm/test/CodeGen/Thumb2/mve-widen-narrow.ll | 127 + llvm/test/CodeGen/X86/avx512-select.ll | 58 + llvm/test/CodeGen/X86/call-site-info-output.ll | 44 + llvm/test/CodeGen/X86/combine-sdiv.ll | 480 ++-- llvm/test/CodeGen/X86/combine-udiv.ll | 46 +- llvm/test/CodeGen/X86/jump_sign.ll | 10 +- llvm/test/CodeGen/X86/known-signbits-vector.ll | 53 +- .../CodeGen/X86/machinesink-merge-debuginfo.ll | 14 +- .../test/CodeGen/X86/machinesink-null-debuginfo.ll | 3 +- ...ower-of-two-or-zero-when-comparing-with-zero.ll | 30 +- .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 31 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 31 +- llvm/test/CodeGen/X86/urem-seteq-optsize.ll | 21 +- llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll | 2884 ++++++++++++++++---- llvm/test/CodeGen/X86/urem-seteq-vec-splat.ll | 513 ++-- llvm/test/CodeGen/X86/urem-seteq.ll | 272 +- llvm/test/CodeGen/X86/var-permute-128.ll | 20 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 55 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 50 +- llvm/test/CodeGen/X86/vector-fshl-512.ll | 12 +- llvm/test/CodeGen/X86/vector-fshr-128.ll | 170 +- llvm/test/CodeGen/X86/vector-fshr-256.ll | 45 +- llvm/test/CodeGen/X86/vector-fshr-512.ll | 20 +- llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 2 +- llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll | 5 +- llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll | 2 +- llvm/test/CodeGen/X86/vector-shuffle-v48.ll | 105 +- .../MIR/X86/regcoalescing-clears-dead-dbgvals.mir | 243 ++ .../JITLink/X86/MachO_x86-64_relocations.s | 12 + .../Instrumentation/HWAddressSanitizer/basic.ll | 2 - .../HWAddressSanitizer/frame-descriptor.ll | 27 - .../Instrumentation/HWAddressSanitizer/prologue.ll | 3 + .../HWAddressSanitizer/with-calls.ll | 1 - llvm/test/MC/AMDGPU/sopp-err.s | 103 +- llvm/test/MC/AMDGPU/sopp.s | 126 +- llvm/test/MC/ARM/coprocessors.s | 74 + llvm/test/MC/ARM/diagnostics.s | 24 +- llvm/test/MC/ARM/mve-misc.s | 4 + llvm/test/MC/ARM/thumb2-diagnostics.s | 4 +- llvm/test/MC/ARM/thumbv8.1m.s | 20 + llvm/test/MC/ARM/v8_IT_manual.s | 928 +++---- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 4 +- llvm/test/MC/Disassembler/AMDGPU/sopp_vi.txt | 23 +- llvm/test/MC/Disassembler/ARM/coprocessors-arm.txt | 68 + .../MC/Disassembler/ARM/coprocessors-thumb.txt | 70 + llvm/test/MC/Disassembler/ARM/mve-misc.txt | 46 +- llvm/test/MC/Disassembler/ARM/mve-qdest-rsrc.txt | 8 +- llvm/test/MC/Disassembler/ARM/mve-scalar-shift.txt | 2 +- llvm/test/MC/Disassembler/ARM/thumb2-v8.1m.txt | 18 + llvm/test/MC/Disassembler/ARM/thumbv8.1m.s | 16 +- .../Disassembler/PowerPC/ppc64-encoding-p8htm.txt | 43 + llvm/test/MC/WebAssembly/atomics-encodings.s | 99 +- llvm/test/MC/WebAssembly/basic-assembly.s | 92 +- llvm/test/MC/WebAssembly/reloc-pic.s | 4 +- llvm/test/MC/WebAssembly/simd-encodings.s | 4 +- llvm/test/Object/Inputs/invalid-bad-rel-type.elf | Bin 845 -> 0 bytes llvm/test/Object/Inputs/invalid-buffer.elf | 1 - llvm/test/Object/Inputs/invalid-rel-sym.elf | Bin 496 -> 0 bytes llvm/test/Object/Inputs/invalid-section-index.elf | Bin 536 -> 0 bytes llvm/test/Object/Inputs/invalid-section-size.elf | Bin 584 -> 0 bytes llvm/test/Object/Inputs/invalid-sections-num.elf | Bin 528 -> 0 bytes llvm/test/Object/Inputs/invalid-sh_entsize.elf | Bin 1736 -> 0 bytes .../test/Object/Inputs/invalid-strtab-non-null.elf | Bin 536 -> 0 bytes llvm/test/Object/Inputs/invalid-strtab-type.elf | Bin 536 -> 0 bytes .../Object/Inputs/invalid-strtab-zero-size.elf | Bin 494 -> 0 bytes .../Object/Inputs/invalid-symbol-table-size.elf | Bin 536 -> 0 bytes llvm/test/Object/Inputs/invalid-xindex-size.elf | Bin 624 -> 0 bytes llvm/test/Object/invalid.test | 392 ++- llvm/test/Transforms/Float2Int/basic.ll | 16 + llvm/test/Transforms/FunctionAttrs/nounwind.ll | 99 + llvm/test/Transforms/FunctionAttrs/willreturn.ll | 469 ++++ llvm/test/Transforms/GVN/fpmath.ll | 10 + llvm/test/Transforms/GVNSink/fpmath.ll | 24 + .../Transforms/HardwareLoops/ARM/calls-codegen.ll | 58 + llvm/test/Transforms/HardwareLoops/ARM/calls.ll | 20 - llvm/test/Transforms/HardwareLoops/loop-guards.ll | 339 +++ llvm/test/Transforms/HardwareLoops/scalar-while.ll | 96 + .../HardwareLoops/unconditional-latch.ll | 75 +- llvm/test/Transforms/InstCombine/onehot_merge.ll | 127 +- .../InstCombine/shift-amount-reassociation.ll | 83 +- llvm/test/Transforms/MergeFunc/byval-attr-type.ll | 37 + llvm/test/Transforms/NewGVN/fpmath.ll | 19 +- llvm/test/Verifier/diexpression-entry-value.ll | 7 + .../Verifier/diexpression-valid-entry-value.ll | 5 + llvm/test/Verifier/scalable-aggregates.ll | 27 - llvm/test/Verifier/scalable-global-vars.ll | 26 - llvm/test/tools/llvm-cov/multiple-files.test | 12 + .../X86/debug_loc_OP_GNU_entry_value.s | 59 + .../llvm-dwarfdump/X86/debug_loc_OP_entry_value.s | 59 + llvm/test/tools/llvm-nm/format-sysv-binding.test | 46 +- llvm/test/tools/yaml2obj/elf-header-sh-fields.yaml | 61 + llvm/tools/llvm-ar/llvm-ar.cpp | 1 + llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 2 +- llvm/tools/llvm-nm/llvm-nm.cpp | 7 +- llvm/tools/obj2yaml/elf2yaml.cpp | 4 +- llvm/tools/yaml2obj/yaml2elf.cpp | 14 +- llvm/unittests/ADT/APIntTest.cpp | 17 + llvm/unittests/Analysis/ValueTrackingTest.cpp | 3 + llvm/unittests/DebugInfo/GSYM/CMakeLists.txt | 5 - llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp | 125 +- llvm/unittests/IR/CMakeLists.txt | 1 - llvm/unittests/IR/VectorTypesTest.cpp | 164 -- llvm/unittests/Support/Path.cpp | 58 +- llvm/utils/UpdateTestChecks/asm.py | 9 + .../utils/gn/build/sync_source_lists_from_cmake.py | 14 +- .../gn/secondary/compiler-rt/test/hwasan/BUILD.gn | 4 +- llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 - openmp/libomptarget/deviceRTLs/nvptx/src/sync.cu | 2 +- .../deviceRTLs/nvptx/test/parallel/flush.c | 35 + 604 files changed, 27160 insertions(+), 5754 deletions(-) delete mode 100644 .github/lockdown.yml create mode 100644 clang/test/Analysis/egraph-asm-goto-no-crash.cpp create mode 100644 compiler-rt/lib/scudo/standalone/tests/wrappers_c_test.cc create mode 100644 compiler-rt/lib/scudo/standalone/tests/wrappers_cpp_test.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.h create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.inc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c_bionic.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c_checks.h create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_cpp.cc rename compiler-rt/test/asan/TestCases/Android/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/TestCases/Darwin/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/TestCases/Helpers/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/TestCases/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/TestCases/Posix/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/TestCases/Windows/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/asan/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/asan/{lit.cfg => lit.cfg.py} (99%) rename compiler-rt/test/asan/{lit.site.cfg.in => lit.site.cfg.py.in} (89%) rename compiler-rt/test/builtins/TestCases/Darwin/{lit.local.cfg => lit.local.cfg. [...] rename compiler-rt/test/builtins/Unit/{lit.cfg => lit.cfg.py} (98%) rename compiler-rt/test/builtins/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/builtins/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/builtins/{lit.site.cfg.in => lit.site.cfg.py.in} (97%) rename compiler-rt/test/cfi/cross-dso/icall/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/cfi/cross-dso/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/cfi/icall/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/cfi/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/cfi/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/crt/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/crt/{lit.site.cfg.in => lit.site.cfg.py.in} (88%) rename compiler-rt/test/dfsan/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/dfsan/{lit.site.cfg.in => lit.site.cfg.py.in} (85%) rename compiler-rt/test/fuzzer/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/fuzzer/{lit.site.cfg.in => lit.site.cfg.py.in} (99%) rename compiler-rt/test/fuzzer/unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/gwp_asan/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/gwp_asan/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/gwp_asan/unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/hwasan/TestCases/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/hwasan/TestCases/Posix/{lit.local.cfg => lit.local.cfg.py} (100%) create mode 100644 compiler-rt/test/hwasan/TestCases/stack-uar-dynamic.c create mode 100644 compiler-rt/test/hwasan/TestCases/stack-uar-realign.c rename compiler-rt/test/hwasan/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/hwasan/{lit.site.cfg.in => lit.site.cfg.py.in} (87%) rename compiler-rt/test/interception/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/{lit.common.cfg => lit.common.cfg.py} (99%) rename compiler-rt/test/lsan/TestCases/Darwin/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/lsan/TestCases/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/lsan/TestCases/Posix/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/lsan/{lit.common.cfg => lit.common.cfg.py} (98%) rename compiler-rt/test/lsan/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/msan/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/msan/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/msan/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/msan/{lit.site.cfg.in => lit.site.cfg.py.in} (87%) rename compiler-rt/test/profile/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/profile/Posix/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/profile/{lit.cfg => lit.cfg.py} (98%) rename compiler-rt/test/profile/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/safestack/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/safestack/{lit.site.cfg.in => lit.site.cfg.py.in} (97%) rename compiler-rt/test/sanitizer_common/TestCases/Darwin/{lit.local.cfg => lit.lo [...] rename compiler-rt/test/sanitizer_common/TestCases/FreeBSD/{lit.local.cfg => lit.l [...] rename compiler-rt/test/sanitizer_common/TestCases/Linux/{lit.local.cfg => lit.loc [...] rename compiler-rt/test/sanitizer_common/TestCases/NetBSD/{lit.local.cfg => lit.lo [...] rename compiler-rt/test/sanitizer_common/TestCases/Posix/{lit.local.cfg => lit.loc [...] rename compiler-rt/test/sanitizer_common/Unit/{lit.site.cfg.in => lit.site.cfg.py. [...] rename compiler-rt/test/sanitizer_common/{lit.common.cfg => lit.common.cfg.py} (100%) rename compiler-rt/test/sanitizer_common/{lit.site.cfg.in => lit.site.cfg.py.in} (96%) rename compiler-rt/test/scudo/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/scudo/{lit.site.cfg.in => lit.site.cfg.py.in} (84%) rename compiler-rt/test/scudo/standalone/unit/{lit.site.cfg.in => lit.site.cfg.py. [...] rename compiler-rt/test/shadowcallstack/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/shadowcallstack/{lit.site.cfg.in => lit.site.cfg.py.in} (97%) rename compiler-rt/test/tsan/Darwin/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/tsan/Linux/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/tsan/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/tsan/libcxx/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/tsan/libdispatch/{lit.local.cfg => lit.local.cfg.py} (100%) rename compiler-rt/test/tsan/{lit.cfg => lit.cfg.py} (98%) rename compiler-rt/test/tsan/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/ubsan/TestCases/Misc/Linux/{lit.local.cfg => lit.local.cfg [...] rename compiler-rt/test/ubsan/TestCases/TypeCheck/Function/{lit.local.cfg => lit.l [...] rename compiler-rt/test/ubsan/TestCases/TypeCheck/Linux/{lit.local.cfg => lit.loca [...] rename compiler-rt/test/ubsan/{lit.common.cfg => lit.common.cfg.py} (98%) rename compiler-rt/test/ubsan/{lit.site.cfg.in => lit.site.cfg.py.in} (98%) rename compiler-rt/test/ubsan_minimal/{lit.common.cfg => lit.common.cfg.py} (97%) rename compiler-rt/test/ubsan_minimal/{lit.site.cfg.in => lit.site.cfg.py.in} (97%) rename compiler-rt/test/xray/Unit/{lit.site.cfg.in => lit.site.cfg.py.in} (100%) rename compiler-rt/test/xray/{lit.cfg => lit.cfg.py} (100%) rename compiler-rt/test/xray/{lit.site.cfg.in => lit.site.cfg.py.in} (99%) rename compiler-rt/unittests/{lit.common.unit.cfg => lit.common.unit.cfg.py} (100%) copy libcxx/test/std/strings/{basic.string.hash/char_type_hash.fail.cpp => string. [...] create mode 100644 libcxxabi/lib/itanium-base.exp create mode 100644 libcxxabi/lib/new-delete.exp create mode 100644 libcxxabi/lib/personality-sjlj.exp create mode 100644 libcxxabi/lib/personality-v0.exp create mode 100644 lld/test/COFF/Inputs/id.res.o create mode 100644 lld/test/COFF/resource-objs.test delete mode 100644 lld/test/ELF/invalid/Inputs/invalid-e_shnum.elf delete mode 100644 lld/test/ELF/invalid/invalid-e_shnum.s create mode 100644 lld/test/ELF/invalid/invalid-e_shnum.test create mode 100644 lld/test/ELF/linkerscript/empty-relaplt-dyntags.test create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/expression_command/weak_sym [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/gdb_remote_ [...] create mode 100644 lldb/packages/Python/lldbsuite/test/functionalities/gdb_remote_ [...] delete mode 100644 llvm/include/llvm/Support/ScalableSize.h create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.atomic [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.div.fmas.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.append.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.bpe [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.con [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.fmax.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.fmin.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.per [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.fcmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.groups [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.icmp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.get. [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.getpc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.getreg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.memr [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.memtime.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.update [...] create mode 100644 llvm/test/CodeGen/AMDGPU/i1-copies-rpo.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll create mode 100644 llvm/test/CodeGen/ARM/shift_parts.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-div-expand.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-fmath.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-fp-negabs.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-ldst-offset.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-ldst-postinc.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-ldst-preinc.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-ldst-regimm.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-loadstore.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-shuffle.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-simple-arith.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-vdup.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-widen-narrow.ll create mode 100644 llvm/test/CodeGen/X86/call-site-info-output.ll create mode 100644 llvm/test/DebugInfo/MIR/X86/regcoalescing-clears-dead-dbgvals.mir delete mode 100644 llvm/test/Instrumentation/HWAddressSanitizer/frame-descriptor.ll create mode 100644 llvm/test/MC/ARM/coprocessors.s create mode 100644 llvm/test/MC/Disassembler/ARM/coprocessors-arm.txt create mode 100644 llvm/test/MC/Disassembler/ARM/coprocessors-thumb.txt create mode 100644 llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-p8htm.txt delete mode 100644 llvm/test/Object/Inputs/invalid-bad-rel-type.elf delete mode 100644 llvm/test/Object/Inputs/invalid-buffer.elf delete mode 100644 llvm/test/Object/Inputs/invalid-rel-sym.elf delete mode 100644 llvm/test/Object/Inputs/invalid-section-index.elf delete mode 100644 llvm/test/Object/Inputs/invalid-section-size.elf delete mode 100644 llvm/test/Object/Inputs/invalid-sections-num.elf delete mode 100755 llvm/test/Object/Inputs/invalid-sh_entsize.elf delete mode 100644 llvm/test/Object/Inputs/invalid-strtab-non-null.elf delete mode 100644 llvm/test/Object/Inputs/invalid-strtab-type.elf delete mode 100644 llvm/test/Object/Inputs/invalid-strtab-zero-size.elf delete mode 100755 llvm/test/Object/Inputs/invalid-symbol-table-size.elf delete mode 100644 llvm/test/Object/Inputs/invalid-xindex-size.elf create mode 100644 llvm/test/Transforms/FunctionAttrs/nounwind.ll create mode 100644 llvm/test/Transforms/FunctionAttrs/willreturn.ll create mode 100644 llvm/test/Transforms/GVNSink/fpmath.ll create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/calls-codegen.ll create mode 100644 llvm/test/Transforms/HardwareLoops/loop-guards.ll create mode 100644 llvm/test/Transforms/MergeFunc/byval-attr-type.ll create mode 100644 llvm/test/Verifier/diexpression-entry-value.ll create mode 100644 llvm/test/Verifier/diexpression-valid-entry-value.ll delete mode 100644 llvm/test/Verifier/scalable-aggregates.ll delete mode 100644 llvm/test/Verifier/scalable-global-vars.ll create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_loc_OP_GNU_entry_value.s create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/debug_loc_OP_entry_value.s create mode 100644 llvm/test/tools/yaml2obj/elf-header-sh-fields.yaml delete mode 100644 llvm/unittests/IR/VectorTypesTest.cpp create mode 100644 openmp/libomptarget/deviceRTLs/nvptx/test/parallel/flush.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig updated (e21d2e910 -> 7a5a03c8b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards e21d2e910 0: update: llvm-linux: all new 7a5a03c8b 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e21d2e910) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 221 +- 02-build_llvm/console.log | 11894 +++++++++++++++--------------- 03-build_linux/console.log | 3019 ++++---- 04-boot_linux/console.log | 6 +- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 8 +- console.log | 15154 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 8 files changed, 15193 insertions(+), 15129 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig updated (a905c9f2922 -> f71e317afb9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allyesconfig in repository toolchain/ci/gcc. from a905c9f2922 Daily bump. adds 7d79d463358 PR tree-optimization/90949 * tree-ssa-copy.c (fini_copy_p [...] adds a9de850ca20 Daily bump. adds 15d7f426252 * gcc-interface/decl.c (set_nonaliased_component_on_array_ [...] adds f71e317afb9 * gcc-interface/trans.c (mark_visited_r): Set TYPE_SIZES_G [...] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 9 ++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 14 +++++++-- gcc/ada/gcc-interface/decl.c | 6 ++-- gcc/ada/gcc-interface/trans.c | 3 +- gcc/testsuite/ChangeLog | 8 +++++ gcc/testsuite/gcc.c-torture/execute/pr90949.c | 42 +++++++++++++++++++++++++++ gcc/tree-ssa-copy.c | 11 ++++--- gcc/tree-ssanames.c | 7 ++++- 9 files changed, 89 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr90949.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 4 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019