Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig updated (7948eb43e85 -> 21a5cb8e51a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig in repository toolchain/ci/gcc. from 7948eb43e85 Daily bump. adds 25393a0b19e Daily bump. adds 21a5cb8e51a Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig updated (40e1bd746d -> 4acb0da14e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig in repository toolchain/ci/binutils-gdb. from 40e1bd746d Automatic date update in version.in adds baae91b997 Automatic date update in version.in adds 4acb0da14e Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig updated (aea35af2 -> cf01321c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards aea35af2 0: update: binutils-gcc-linux: all new cf01321c 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (aea35af2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 23 +- 02-prepare_abe/console.log | 412 +- 03-build_abe-binutils/console.log | 10820 ++++++++-------- 04-build_abe-stage1/console.log | 13143 +++++++++---------- 05-build_linux/console.log | 476 +- 06-boot_linux/console.log | 2 +- console.log | 24925 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 24927 insertions(+), 24886 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO updated (ae02f6b594e -> b617b0808de)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from ae02f6b594e PDB docs: Delete trailing whitespace, wrap to 80 cols adds d801cb1f548 [PowerPC][NFC] Move comment to the relevant function adds 6f3222ed94f [NFC] Fix indentation in PPCAsmPrinter.cpp adds a5b83bc9e3b [CommandLine] Remove OptionCategory and SubCommand caches f [...] adds 8deb84c8ef8 Exploit a zero LoopExit count to eliminate loop exits adds a962c1bc0fd [X86][SSE] Fold extract_subvector(vselect(x,y,z),0) -> vsel [...] adds ebae85bc4a3 builtins: relax __iso_volatile_{load,store}32 adds d050479be51 Natural MSVC visualization of constructors adds 780c374b205 Remove reliance on toCharUnitsFromBits rounding down. adds 1fa07ebd929 Fix TBAA representation for zero-sized fields and unnamed b [...] adds 64b0924531c Revert [CommandLine] Remove OptionCategory and SubCommand c [...] adds bc85dbe2ba7 Disable -Wignored-attributes for now adds 5f4ae7c4571 [Support] Fix build under Emscripten adds 2a31c9ba677 Fix placement of -Wno-ignored-attributes adds 08c699a1105 MSVC visualizers for type aliases adds cf92a1f6eb1 Add noexcept throughout <atomic> adds 6281ccea02d Revert "builtins: relax __iso_volatile_{load,store}32" adds de2b633a4a0 Add super fast _IsSame trait for internal use. adds 8d7924560ea Disable test by default adds cadd826d0af [X86][SelectionDAG] Cleanup and simplify masked_load/masked [...] adds 6ddc7912b0e [SelectionDAG] Remove the code that attempts to calculate t [...] new 6620e3b2f69 SlotIndexes: simplify IdxMBBPair operators new 13a5ae58fcf [InstCombine] squash is-power-of-2 that uses ctpop new f955d5f623d SlotIndexes: delete unused functions new d22a2a9a726 [IndVars] Remove dead instructions after folding trivial loop exit new 3f8264b0628 [Tests] Autogen and improve test readability new 9bc3141dc2d Fix test for 32-bit targets. new c8d94e78899 [X86] Fix isel pattern that was looking for a bitcasted loa [...] new e2291f5af92 Fix typo in comment; NFC new 3359a17b3ae Apply new meta-programming traits throughout the library. new fb2bd4a9398 Use C++11 implementation of unique_ptr in C++03. new c6094f0495b [GN] Generation failure caused by trailing space in file name new e8da65c698e [X86] Turn v16i16->v16i8 truncate+store into a any_extend+t [...] new 2fb6b0f2baf [ELF][PPC][X86] Use [-2**(n-1), 2**n) to check overflows fo [...] new 9771f500f29 PR42362: Fix auto deduction of template parameter packs fro [...] new 8c1b73591fa [llvm-readobj/llvm-readelf] - Eliminate the elf-groups.x86_ [...] new a94c18fc200 Follow up of rL363913. NFC. new bb6d0b8e7b0 [Support] Fix error handling in DataExtractor::get[US]LEB128 new a5bb7b6c20e [libcxx] [test] Read files as bytestrings to fix py3 encodi [...] new 3519d5535a4 [docs][llvm-nm] Improve symbol code documentation new fe8017621ea [ARM] Add MVE interleaving load/store family. new 853dfab799f [OpenCL] Remove more duplicates from opencl-c.h new b502a44110f [OpenCL] Restore ATOMIC_VAR_INIT new 078d711908a [sancov] Avoid unnecessary unique_ptr new 2c5ff946277 [docs][llvm-nm] Add missing options to documentation new 512b1187794 [Scalarizer] Add scalarizer support for smul.fix.sat new 485a421876d [ConstantFolding] Use hasVectorInstrinsicScalarOpd. NFC new 69144a925e7 [DAGCombine] visitMUL - allow shift by zero in MulByConstant. new ca89eb5f9c9 [clangd] Improve SelectionTree string representation new b617b0808de [InstCombine] SliceUpIllegalIntegerPHI - bail on out of ran [...] The 29 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 13 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 +- clang/lib/CodeGen/CodeGenTBAA.cpp | 4 + clang/lib/Headers/opencl-c-base.h | 7 +- clang/lib/Headers/opencl-c.h | 29 --- clang/lib/Sema/SemaTemplate.cpp | 5 +- clang/test/CodeGen/tbaa-struct.cpp | 8 +- clang/test/CodeGen/tbaa.cpp | 8 +- clang/test/CodeGenCXX/no-unique-address.cpp | 16 ++ clang/test/CodeGenCXX/tail-padding.cpp | 8 +- clang/test/Headers/opencl-c-header.cl | 4 + clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 15 ++ clang/utils/ClangVisualizers/clang.natvis | 58 ++++- libcxx/CMakeLists.txt | 4 +- libcxx/include/__tuple | 2 +- libcxx/include/atomic | 56 ++--- libcxx/include/cmath | 2 +- libcxx/include/functional | 6 +- libcxx/include/math.h | 74 +++--- libcxx/include/memory | 208 ++++------------ libcxx/include/optional | 101 ++++---- libcxx/include/tuple | 52 ++-- libcxx/include/type_traits | 176 +++++--------- .../libcxx/type_traits/lazy_metafunctions.pass.cpp | 58 ++--- .../meta/stress_tests/stress_test_is_same.sh.cpp | 57 +++++ .../unique.ptr.ctor/pointer_deleter.fail.cpp | 4 - libcxx/utils/libcxx/test/format.py | 14 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/Arch/PPC64.cpp | 12 +- lld/ELF/Arch/X86_64.cpp | 4 +- lld/ELF/Target.h | 2 +- lld/test/ELF/Inputs/i386-reloc-16-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-16.s | 3 - lld/test/ELF/Inputs/i386-reloc-8-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-8.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8.s | 3 - lld/test/ELF/aarch64-abs16.s | 8 +- lld/test/ELF/aarch64-abs32.s | 8 +- lld/test/ELF/aarch64-prel16.s | 4 +- lld/test/ELF/aarch64-prel32.s | 4 +- lld/test/ELF/i386-reloc-16.s | 27 ++- lld/test/ELF/i386-reloc-8.s | 27 ++- lld/test/ELF/ppc32-reloc-addr.s | 10 +- lld/test/ELF/ppc64-addr16-error.s | 13 - lld/test/ELF/ppc64-reloc-addr.s | 25 ++ lld/test/ELF/x86-64-reloc-16.s | 14 -- lld/test/ELF/x86-64-reloc-8-16.s | 25 ++ lld/test/ELF/x86-64-reloc-8.s | 14 -- llvm/docs/CommandGuide/llvm-nm.rst | 197 ++++++++++++--- llvm/include/llvm/Analysis/VectorUtils.h | 9 +- llvm/include/llvm/CodeGen/SlotIndexes.h | 75 +----- llvm/include/llvm/Target/TargetSelectionDAG.td | 4 +- llvm/lib/Analysis/ConstantFolding.cpp | 29 +-- llvm/lib/Analysis/VectorUtils.cpp | 10 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 27 +-- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 16 +- llvm/lib/CodeGen/SlotIndexes.cpp | 17 +- llvm/lib/Support/DataExtractor.cpp | 28 +-- llvm/lib/Support/Unix/Path.inc | 3 + llvm/lib/Target/ARM/ARMInstrMVE.td | 134 ++++++++++ llvm/lib/Target/ARM/ARMInstrThumb2.td | 4 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 9 - llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 105 ++++++-- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 36 +++ .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 14 ++ llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 3 + .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 108 ++++----- llvm/lib/Target/X86/X86ISelLowering.cpp | 25 +- llvm/lib/Target/X86/X86InstrAVX512.td | 40 +-- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 62 ++--- llvm/lib/Target/X86/X86InstrSSE.td | 8 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 23 ++ llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 5 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 20 +- llvm/test/CodeGen/X86/combine-mul.ll | 24 ++ llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 4 +- .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 6 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 6 +- llvm/test/CodeGen/X86/var-permute-128.ll | 6 +- llvm/test/CodeGen/X86/var-permute-256.ll | 3 +- llvm/test/CodeGen/X86/vector-reduce-smax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 6 +- llvm/test/CodeGen/X86/vector-trunc-widen.ll | 4 +- llvm/test/CodeGen/X86/vector-trunc.ll | 4 +- llvm/test/MC/ARM/mve-interleave.s | 270 +++++++++++++++++++++ llvm/test/MC/Disassembler/ARM/mve-interleave.txt | 267 ++++++++++++++++++++ .../IndVarSimplify/eliminate-comparison.ll | 11 +- .../Transforms/IndVarSimplify/eliminate-trunc.ll | 12 +- .../Transforms/IndVarSimplify/floating-point-iv.ll | 141 +++++++---- llvm/test/Transforms/InstCombine/ispow2.ll | 26 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 26 ++ llvm/test/Transforms/Scalarizer/intrinsics.ll | 17 +- .../tools/llvm-readobj/Inputs/elf-groups.x86_64 | Bin 4384 -> 0 bytes llvm/test/tools/llvm-readobj/elf-groups.test | 134 +++++----- llvm/test/tools/llvm-readobj/print-section.test | 8 - llvm/tools/sancov/sancov.cpp | 22 +- llvm/unittests/Support/DataExtractorTest.cpp | 10 + llvm/unittests/Support/TargetParserTest.cpp | 12 +- .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 2 +- 112 files changed, 2106 insertions(+), 1198 deletions(-) create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_is_s [...] delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8.s delete mode 100644 lld/test/ELF/ppc64-addr16-error.s create mode 100644 lld/test/ELF/ppc64-reloc-addr.s delete mode 100644 lld/test/ELF/x86-64-reloc-16.s create mode 100644 lld/test/ELF/x86-64-reloc-8-16.s delete mode 100644 lld/test/ELF/x86-64-reloc-8.s create mode 100644 llvm/test/MC/ARM/mve-interleave.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-interleave.txt create mode 100644 llvm/test/Transforms/InstCombine/phi-shifts.ll delete mode 100644 llvm/test/tools/llvm-readobj/Inputs/elf-groups.x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/print-section.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO updated (fefa21790b -> 2bd81b60d6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/glibc. from fefa21790b nl_{AW,NL}: Correct the thousands separator and grouping (bu [...] new 2bd81b60d6 szl_PL locale: Spelling corrections (bug 24652). The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 10 ++++++++++ localedata/locales/szl_PL | 42 +++++++++++++++++++++++++++--------------- 2 files changed, 37 insertions(+), 15 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO updated (13bae8b51d5 -> e693fb3d93c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 13bae8b51d5 /cp 2019-06-22 Paolo Carlini <paolo.carlini(a)oracle.com> adds 4a74b19c1f5 PR c++/90881 - bogus -Wunused-value in unevaluated context [...] adds 43398ac56a5 PR c++/86476 - noexcept-specifier is a complete-class cont [...] adds 369e31960cb * gcc.dg/tree-ssa/alias-access-path-6.c: New testcase. * [...] adds 76e1fdde3c6 PR c++/66256 * g++.dg/cpp0x/noexcept54.C: New test. adds c910972cb6c PR c++/65707 PR c++/89480 PR c++/58836 * g++.dg/cpp0x/n [...] adds 72f5e18d923 * config/avr/avr.c (TARGET_BUILTIN_SETJMP_FRAME_VALUE): Remove. adds a43fb47f89a [Darwin, PPC, testsuite] Fix darwin-bool-1.c. adds 149d5c945c3 [Darwin, PPC, testsuite] Add requires for DFP to two tests. adds da478915430 2019-06-22 Jerry DeLisle <jvdelisle(a)gcc.gnu.org> adds 7ba9d947567 Fix typo in ChangeLog adds b39c1788610 Daily bump. adds 4ae8e0c9a04 Rename DEFAULT_ARG to DEFERRED_PARSE. adds 649340d41b5 [Darwin, PPC, testsuite] Fix pr71785 testcase for Darwin. adds e4f48d22eb7 [Darwin, PPC] Emit uppercase versions of ppc defines. adds 94fd688b9d9 [Darwin, PPC] Handle GCC target pragma. adds 945b65b2654 [Darwin, PPC, testsuite] Fix builtins-1 testcase for Darwin. adds 38aee7051d5 [Darwin, PPC, testsuite] Fix pr80125 testcase for Darwin. adds dde7bb08a3a [Darwin, PPC, testsuite] Fix builtins-2 for Darwin. adds 37188bf927b compiler: add go_debug and use it for debug messages adds 37423a84ea7 compiler: edit error messages to avoid -Wformat-diag warnings adds 1f795de11ec Daily bump. adds a35663e9d0c Define C11 macros such as FLT_DECIMAL_DIG for C++17 adds e693fb3d93c Fix std::midpoint for denormal values No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 24 ++ gcc/DATESTAMP | 2 +- gcc/config/avr/avr.c | 3 - gcc/config/rs6000/darwin.h | 3 + gcc/cp/ChangeLog | 96 ++++++++ gcc/cp/call.c | 2 +- gcc/cp/cp-objcp-common.c | 2 +- gcc/cp/cp-tree.def | 7 +- gcc/cp/cp-tree.h | 25 +- gcc/cp/cvt.c | 3 +- gcc/cp/decl.c | 69 +++--- gcc/cp/decl2.c | 2 +- gcc/cp/error.c | 6 +- gcc/cp/except.c | 1 + gcc/cp/init.c | 4 +- gcc/cp/parser.c | 264 +++++++++++++++++++-- gcc/cp/parser.h | 3 + gcc/cp/pt.c | 10 +- gcc/cp/search.c | 51 ++-- gcc/cp/tree.c | 4 +- gcc/cp/typeck.c | 2 +- gcc/fortran/ChangeLog | 6 + gcc/fortran/io.c | 8 + gcc/ginclude/float.h | 3 +- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/ast-dump.cc | 3 +- gcc/go/gofrontend/escape.cc | 198 ++++++++-------- gcc/go/gofrontend/expressions.cc | 22 +- gcc/go/gofrontend/go-diagnostics.cc | 22 ++ gcc/go/gofrontend/go-diagnostics.h | 12 + gcc/go/gofrontend/go.cc | 2 +- gcc/go/gofrontend/gogo.cc | 8 +- gcc/go/gofrontend/import-archive.cc | 8 +- gcc/go/gofrontend/import.cc | 4 +- gcc/go/gofrontend/lex.cc | 2 +- gcc/go/gofrontend/parse.cc | 22 +- gcc/go/gofrontend/statements.cc | 6 +- gcc/testsuite/ChangeLog | 73 ++++++ gcc/testsuite/g++.dg/cpp0x/Wunused-value1.C | 20 ++ gcc/testsuite/g++.dg/cpp0x/noexcept45.C | 23 ++ gcc/testsuite/g++.dg/cpp0x/noexcept46.C | 28 +++ gcc/testsuite/g++.dg/cpp0x/noexcept47.C | 83 +++++++ gcc/testsuite/g++.dg/cpp0x/noexcept48.C | 11 + gcc/testsuite/g++.dg/cpp0x/noexcept49.C | 12 + gcc/testsuite/g++.dg/cpp0x/noexcept50.C | 147 ++++++++++++ gcc/testsuite/g++.dg/cpp0x/noexcept51.C | 14 ++ gcc/testsuite/g++.dg/cpp0x/noexcept52.C | 9 + gcc/testsuite/g++.dg/cpp0x/noexcept53.C | 26 ++ gcc/testsuite/g++.dg/cpp0x/noexcept54.C | 10 + gcc/testsuite/g++.dg/cpp0x/nondeduced5.C | 12 + gcc/testsuite/g++.dg/cpp0x/nondeduced6.C | 24 ++ gcc/testsuite/g++.dg/cpp0x/nondeduced7.C | 6 + gcc/testsuite/g++.dg/eh/shadow1.C | 2 +- .../gcc.dg/tree-ssa/alias-access-path-6.c | 29 +++ gcc/testsuite/gcc.target/powerpc/builtins-1.c | 8 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 1 + gcc/testsuite/gcc.target/powerpc/darwin-bool-1.c | 2 + gcc/testsuite/gcc.target/powerpc/pr64205.c | 1 + gcc/testsuite/gcc.target/powerpc/pr71785.c | 7 +- gcc/testsuite/gcc.target/powerpc/pr79909.c | 1 + gcc/testsuite/gcc.target/powerpc/pr80125.c | 2 +- gcc/testsuite/gfortran.dg/io_constraints_14.f90 | 13 + gcc/testsuite/go.test/test/blank1.go | 6 +- gcc/tree-ssa-alias.c | 15 +- libstdc++-v3/ChangeLog | 11 + libstdc++-v3/include/std/numeric | 36 ++- .../18_support/headers/cfloat/values_c++17.cc | 37 +++ libstdc++-v3/testsuite/26_numerics/gcd/gcd_neg.cc | 6 +- libstdc++-v3/testsuite/26_numerics/lcm/lcm_neg.cc | 6 +- .../testsuite/26_numerics/midpoint/floating.cc | 14 ++ 70 files changed, 1329 insertions(+), 277 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/Wunused-value1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept45.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept46.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept47.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept48.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept49.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept50.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept51.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept52.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept53.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept54.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced6.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced7.C create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/alias-access-path-6.c create mode 100644 gcc/testsuite/gfortran.dg/io_constraints_14.f90 create mode 100644 libstdc++-v3/testsuite/18_support/headers/cfloat/values_c++17.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO updated (47e3f47487 -> 824eacee59)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/binutils-gdb. from 47e3f47487 [gdb] Fix s390x -m31 build adds 5bff081c10 Remove two unused functions from the TUI adds f95675e12d Remove tui_first_data_element_no_in_line adds a8d21e9ef0 Automatic date update in version.in adds 14b2a8e424 PR24689 again, string table corruption adds bb22a41815 PR24704, Internal error building skiboot for powerpc64-linux-gnu adds a33f989b4e Automatic date update in version.in adds 385b97d3ac [gdb/testsuite] Fix inter-cu refs in inlined_subroutine-inhe [...] adds 824eacee59 [gdb/testsuite] Fix DW_AT_decl_file in gdb.trace tests No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 ++++ bfd/elf64-ppc.c | 34 +++++----- bfd/elfcode.h | 4 -- bfd/version.h | 2 +- gdb/ChangeLog | 12 ++++ gdb/testsuite/ChangeLog | 10 +++ .../gdb.dwarf2/inlined_subroutine-inheritance.exp | 6 +- gdb/testsuite/gdb.trace/entry-values.exp | 4 +- .../gdb.trace/unavailable-dwarf-piece.exp | 8 +-- gdb/tui/tui-data.c | 77 ---------------------- gdb/tui/tui-data.h | 2 - gdb/tui/tui-windata.c | 17 ----- gdb/tui/tui-windata.h | 1 - ld/ChangeLog | 6 ++ ld/testsuite/ld-powerpc/elfv2exe.d | 2 +- ld/testsuite/ld-powerpc/elfv2so.d | 12 ++-- 16 files changed, 75 insertions(+), 134 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO updated (3fcd756e -> b33975ae)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards 3fcd756e 0: init: binutils-gcc-glibc-llvm: 0 new b33975ae 0: init: binutils-gcc-glibc-llvm: 0 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3fcd756e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-master-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 79 +- 02-prepare_abe/console.log | 346 +- 03-build_abe-binutils/console.log | 11583 ++-- 04-build_abe-stage1/console.log | 15571 ++--- 05-build_abe-linux/console.log | 312 +- 06-build_abe-glibc/console.log | 40046 ++++++------ 07-build_abe-stage2/console.log | 40204 ++++++------ 08-build_llvm-true/console.log | 11944 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 5 +- 09-benchmark/console.log | 137 +- 11-update_baseline/console.log | 6 +- console.log | 120256 ++++++++++++++++++----------------- jenkins/manifest.sh | 20 +- results_id | 2 +- 15 files changed, 120366 insertions(+), 120147 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[clang] branch master updated (ecfb337980 -> 0a9cba23fc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository clang. from ecfb337980 [OPENMP]Relax the test checks to pacify 32bit buildbots, NFC. new 0a9cba23fc [analyzer] Fix JSON dumps for ExplodedNodes The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/StaticAnalyzer/Core/ExprEngine.cpp | 8 ++------ test/Analysis/dump_egraph.c | 12 ++++++++---- 2 files changed, 10 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[llvm] branch master updated (1a1b9267cd9 -> a2b05bc24df)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 1a1b9267cd9 [AMDGPU] Remove unused variable AllSGPRSpilledToVGPRs. NFC new a2b05bc24df CodeGen: Introduce a class for registers The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: include/llvm/CodeGen/GlobalISel/CallLowering.h | 14 +-- include/llvm/CodeGen/GlobalISel/IRTranslator.h | 6 +- .../GlobalISel/LegalizationArtifactCombiner.h | 30 ++--- include/llvm/CodeGen/GlobalISel/LegalizerHelper.h | 22 ++-- include/llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 22 ++-- include/llvm/CodeGen/MachineOperand.h | 5 +- include/llvm/CodeGen/MachineRegisterInfo.h | 6 +- include/llvm/CodeGen/Register.h | 60 ++++++++++ include/llvm/CodeGen/SwiftErrorValueTracking.h | 9 +- include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- include/llvm/CodeGen/VirtRegMap.h | 4 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 6 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 56 +++++----- lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 122 ++++++++++----------- lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 26 ++--- lib/CodeGen/LiveDebugValues.cpp | 4 +- lib/CodeGen/MachineOperand.cpp | 2 +- lib/CodeGen/MachineRegisterInfo.cpp | 6 +- lib/CodeGen/RegAllocGreedy.cpp | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- lib/CodeGen/SwiftErrorValueTracking.cpp | 6 +- lib/CodeGen/TargetInstrInfo.cpp | 6 +- lib/Target/AArch64/AArch64CallLowering.cpp | 10 +- lib/Target/AArch64/AArch64CallLowering.h | 8 +- lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 6 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 6 +- .../AArch64/AArch64RedundantCopyElimination.cpp | 4 +- lib/Target/AArch64/AArch64RegisterInfo.cpp | 2 +- lib/Target/AArch64/AArch64RegisterInfo.h | 2 +- lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 10 +- lib/Target/AMDGPU/AMDGPUCallLowering.h | 6 +- lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 8 +- lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 28 ++--- lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 3 +- lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 2 +- lib/Target/AMDGPU/R600Packetizer.cpp | 4 +- lib/Target/AMDGPU/R600RegisterInfo.cpp | 2 +- lib/Target/AMDGPU/R600RegisterInfo.h | 2 +- lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 8 +- lib/Target/AMDGPU/SIRegisterInfo.h | 2 +- lib/Target/ARC/ARCOptAddrMode.cpp | 2 +- lib/Target/ARC/ARCRegisterInfo.cpp | 4 +- lib/Target/ARC/ARCRegisterInfo.h | 2 +- lib/Target/ARM/ARMBaseRegisterInfo.cpp | 4 +- lib/Target/ARM/ARMBaseRegisterInfo.h | 2 +- lib/Target/ARM/ARMCallLowering.cpp | 24 ++-- lib/Target/ARM/ARMCallLowering.h | 6 +- lib/Target/BPF/BPFRegisterInfo.cpp | 2 +- lib/Target/BPF/BPFRegisterInfo.h | 2 +- lib/Target/Hexagon/HexagonCopyToCombine.cpp | 4 +- lib/Target/Hexagon/HexagonGenMux.cpp | 4 +- lib/Target/Hexagon/HexagonGenPredicate.cpp | 1 + lib/Target/Hexagon/HexagonRegisterInfo.cpp | 2 +- lib/Target/Hexagon/HexagonRegisterInfo.h | 2 +- lib/Target/Lanai/LanaiRegisterInfo.cpp | 4 +- lib/Target/Lanai/LanaiRegisterInfo.h | 4 +- lib/Target/MSP430/MSP430RegisterInfo.cpp | 2 +- lib/Target/MSP430/MSP430RegisterInfo.h | 2 +- lib/Target/Mips/MipsCallLowering.cpp | 66 +++++------ lib/Target/Mips/MipsCallLowering.h | 18 +-- lib/Target/Mips/MipsRegisterInfo.cpp | 2 +- lib/Target/Mips/MipsRegisterInfo.h | 2 +- lib/Target/Mips/MipsSEISelLowering.cpp | 16 +-- lib/Target/NVPTX/NVPTXRegisterInfo.cpp | 2 +- lib/Target/NVPTX/NVPTXRegisterInfo.h | 2 +- lib/Target/PowerPC/PPCISelLowering.cpp | 104 +++++++++--------- lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +-- lib/Target/PowerPC/PPCRegisterInfo.cpp | 4 +- lib/Target/PowerPC/PPCRegisterInfo.h | 4 +- lib/Target/RISCV/RISCVRegisterInfo.cpp | 2 +- lib/Target/RISCV/RISCVRegisterInfo.h | 2 +- lib/Target/Sparc/SparcRegisterInfo.cpp | 2 +- lib/Target/Sparc/SparcRegisterInfo.h | 2 +- lib/Target/SystemZ/SystemZElimCompare.cpp | 6 +- lib/Target/SystemZ/SystemZISelLowering.cpp | 54 ++++----- lib/Target/SystemZ/SystemZInstrInfo.cpp | 8 +- lib/Target/SystemZ/SystemZRegisterInfo.cpp | 6 +- lib/Target/SystemZ/SystemZRegisterInfo.h | 2 +- lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp | 4 +- lib/Target/WebAssembly/WebAssemblyRegisterInfo.h | 2 +- lib/Target/X86/X86CallLowering.cpp | 16 +-- lib/Target/X86/X86CallLowering.h | 6 +- lib/Target/X86/X86FrameLowering.cpp | 20 ++-- lib/Target/X86/X86InstrInfo.cpp | 6 +- lib/Target/X86/X86RegisterInfo.cpp | 2 +- lib/Target/X86/X86RegisterInfo.h | 2 +- lib/Target/XCore/XCoreRegisterInfo.cpp | 4 +- lib/Target/XCore/XCoreRegisterInfo.h | 2 +- unittests/CodeGen/GlobalISel/GISelMITest.h | 4 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 18 +-- unittests/CodeGen/GlobalISel/PatternMatchTest.cpp | 10 +- 95 files changed, 553 insertions(+), 487 deletions(-) create mode 100644 include/llvm/CodeGen/Register.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019