Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig updated (88eb69bc -> dbdcd60b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allnoconfig in repository toolchain/ci/base-artifacts. discards 88eb69bc 0: update: binutils-gcc-linux: all new dbdcd60b 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (88eb69bc) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 22 +- 02-prepare_abe/console.log | 417 +- 03-build_abe-binutils/console.log | 11104 +++++++------ 04-build_abe-stage1/console.log | 19782 +++++++++++----------- 05-build_linux/console.log | 790 +- 06-boot_linux/console.log | 2 +- console.log | 32117 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 32072 insertions(+), 32174 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig updated (7948eb43e85 -> 3c5dd97a97c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig in repository toolchain/ci/gcc. from 7948eb43e85 Daily bump. adds 25393a0b19e Daily bump. adds 21a5cb8e51a Daily bump. adds 3c5dd97a97c Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig updated (40e1bd746d -> ee4a6d6f09)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig in repository toolchain/ci/binutils-gdb. from 40e1bd746d Automatic date update in version.in adds baae91b997 Automatic date update in version.in adds 4acb0da14e Automatic date update in version.in adds df010caac3 elf: Remove the property after reporting its removal adds ee4a6d6f09 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 6 ++++++ bfd/elf-properties.c | 10 ++++------ bfd/version.h | 2 +- ld/ChangeLog | 10 ++++++++++ ld/testsuite/ld-x86-64/pr24721-x32.d | 6 ++++++ ld/testsuite/ld-x86-64/pr24721.d | 6 ++++++ ld/testsuite/ld-x86-64/pr24721.map | 3 +++ ld/testsuite/ld-x86-64/pr24721a.s | 34 ++++++++++++++++++++++++++++++++++ ld/testsuite/ld-x86-64/pr24721b.s | 6 ++++++ ld/testsuite/ld-x86-64/x86-64.exp | 2 ++ 10 files changed, 78 insertions(+), 7 deletions(-) create mode 100644 ld/testsuite/ld-x86-64/pr24721-x32.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.map create mode 100644 ld/testsuite/ld-x86-64/pr24721a.s create mode 100644 ld/testsuite/ld-x86-64/pr24721b.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig updated (e27a6b05 -> 830752a5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allnoconfig in repository toolchain/ci/base-artifacts. discards e27a6b05 0: update: binutils-gcc-linux: all new 830752a5 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e27a6b05) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-prepare_abe/console.log | 356 +- 03-build_abe-binutils/console.log | 10260 +++++++------- 04-build_abe-stage1/console.log | 16510 +++++++++++----------- 05-build_linux/console.log | 284 +- 06-boot_linux/console.log | 2 +- console.log | 27511 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 27487 insertions(+), 27462 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allmodconfig updated (c2be2080673 -> 21f32a9683f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allmodconfig in repository toolchain/ci/llvm-project. from c2be2080673 Merging r361158: adds 4ebe62d309d Merging r359094: adds 464c365c0f7 Merging r360861: adds d37559239de Merging r361114: adds 21f32a9683f Merging r355033: No new revisions were added by this update. Summary of changes: clang/lib/Driver/ToolChains/Arch/PPC.cpp | 2 +- clang/test/Driver/netbsd.c | 5 ++++ libunwind/src/DwarfInstructions.hpp | 25 ++++++++++++++++++ libunwind/src/assembly.h | 18 ++++++++++++- libunwind/test/lit.cfg | 3 +++ lld/ELF/Arch/PPC64.cpp | 5 +++- lld/test/ELF/ppc64-long-branch-localentry-offset.s | 30 ++++++++++++++++++++++ lldb/lit/Driver/TestConvenienceVariables.test | 3 ++- lldb/lit/lit.cfg.py | 3 +++ 9 files changed, 90 insertions(+), 4 deletions(-) create mode 100644 lld/test/ELF/ppc64-long-branch-localentry-offset.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allmodconfig updated (d50c40f3 -> 276ee8dd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards d50c40f3 1: update: llvm-linux: 18110 new 276ee8dd 1: update: llvm-linux: 18110 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d50c40f3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 11712 ++++++++++++++--------------- 03-build_linux/console.log | 3404 ++++----- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 38 +- console.log | 15380 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 15386 insertions(+), 15382 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[gcc] branch master updated (2a0cf542a79 -> 2a923b7fc01)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 2a0cf542a79 Fix non-portable use of std::abs(double) in constexpr function new 2a923b7fc01 PR c++/90969 * constexpr.c (cxx_eval_array_reference): Do [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cp/ChangeLog | 6 ++++++ gcc/cp/constexpr.c | 3 ++- gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/g++.dg/ext/vector38.C | 5 +++++ 4 files changed, 18 insertions(+), 1 deletion(-) create mode 100644 gcc/testsuite/g++.dg/ext/vector38.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (c356dc4b540e -> 249155c20f9b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/linux. from c356dc4b540e Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net adds 693cd8ce3f88 Bluetooth: Fix regression with minimum encryption key size [...] adds b7f8b440f300 powerpc/32s: fix initial setup of segment registers on sec [...] adds e8732ffa2e09 powerpc/booke: fix fast syscall entry on SMP adds 82f6e266f812 powerpc/32: fix build failure on book3e with KVM adds fabb2efcf084 KVM: PPC: Book3S HV: Fix r3 corruption in h_set_dabr() adds 84b028243ef0 KVM: PPC: Book3S HV: Only write DAWR[X] when handling h_se [...] adds 9739ab7eda45 powerpc: enable a 30-bit ZONE_DMA for 32-bit pmac adds 500871125920 KVM: PPC: Book3S HV: Invalidate ERAT when flushing guest T [...] adds a8282bf087bc Merge tag 'powerpc-5.2-5' of git://git.kernel.org/pub/scm/ [...] adds 1ac3549ed58c scsi: qedi: Check targetname while finding boot target inf [...] adds 8cf4c5403aeb scsi: qedi: update driver version to 8.37.0.20 adds 24e2e7a19f7e scsi: ufs: Avoid runtime suspend possibly being blocked forever adds 5589b08e5be4 scsi: qla2xxx: Fix hardlockup in abort command during driv [...] adds f4102766463a Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] adds 6dbbd053e6ae PCI/P2PDMA: Ignore root complex whitelist when an IOMMU is [...] adds b253d5f3ecc9 Merge tag 'pci-v5.2-fixes-1' of git://git.kernel.org/pub/s [...] adds 0aafc8ae665f Revert "iommu/vt-d: Fix lock inversion between iommu->lock [...] adds 6698a71a1e36 Merge tag 'iommu-fix-v5.2-rc5' of git://git.kernel.org/pub [...] adds 4b972a01a7da Linux 5.2-rc6 adds 461e274b2821 auxdisplay/cfag12864bfb.c: Convert to use vm_map_pages_zero() adds f4bb1f895aa0 auxdisplay/ht16k33.c: Convert to use vm_map_pages_zero() adds 9216514602ac Merge tag 'auxdisplay-for-linus-v5.2-rc7' of git://github. [...] adds ca72d88378b2 powerpc/mm/64s/hash: Reallocate context ids on fork adds 16391bfc8623 selftests/powerpc: Add test of fork with mapping above 512TB adds 65565a68c582 Merge branch 'context-id-fix' into fixes adds 26df62aaae9f Merge tag 'powerpc-5.2-6' of git://git.kernel.org/pub/scm/ [...] adds b2b5921fe4b3 mtd: rawnand: initialize ntargets with maxchips adds 191f5c2ed4b6 mtd: spi-nor: use 16-bit WRR command when QE is set on spa [...] adds 39071cf828b4 Merge tag 'mtd/fixes-for-5.2-rc7' of git://git.kernel.org/ [...] adds cd49b84d61b2 mfd: stmfx: Uninitialized variable in stmfx_irq_handler() adds 63b2de12b7ee mfd: stmfx: Fix an endian bug in stmfx_irq_handler() adds c88e40e07cd9 Merge tag 'mfd-fixes-5.2-1' of git://git.kernel.org/pub/sc [...] adds d2ba3b1714d7 parisc: Fix module loading error with JUMP_LABEL feature adds 249155c20f9b Merge branch 'parisc-5.2-4' of git://git.kernel.org/pub/sc [...] No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/parisc/kernel/module.c | 4 + arch/powerpc/include/asm/page.h | 7 ++ arch/powerpc/kernel/head_32.S | 1 + arch/powerpc/kernel/head_booke.h | 10 +- arch/powerpc/kernel/head_fsl_booke.S | 2 +- arch/powerpc/kvm/book3s_hv_builtin.c | 1 + arch/powerpc/kvm/book3s_hv_rmhandlers.S | 15 ++- arch/powerpc/mm/book3s64/mmu_context.c | 55 ++++++++-- arch/powerpc/mm/mem.c | 3 +- arch/powerpc/platforms/powermac/Kconfig | 1 + drivers/auxdisplay/cfag12864bfb.c | 5 +- drivers/auxdisplay/ht16k33.c | 4 +- drivers/iommu/intel-iommu.c | 7 +- drivers/mfd/stmfx.c | 12 +-- drivers/mtd/nand/raw/nand_base.c | 3 +- drivers/mtd/spi-nor/spi-nor.c | 119 +++++++++++++++++++-- drivers/pci/p2pdma.c | 4 + drivers/scsi/qedi/qedi_main.c | 3 + drivers/scsi/qedi/qedi_version.h | 6 +- drivers/scsi/qla2xxx/qla_os.c | 2 +- drivers/scsi/ufs/ufshcd-pltfrm.c | 11 +- include/linux/mtd/spi-nor.h | 3 + net/bluetooth/hci_conn.c | 18 ++-- net/bluetooth/l2cap_core.c | 33 +++++- tools/testing/selftests/powerpc/mm/.gitignore | 3 +- tools/testing/selftests/powerpc/mm/Makefile | 4 +- .../powerpc/mm/large_vm_fork_separation.c | 87 +++++++++++++++ 28 files changed, 354 insertions(+), 71 deletions(-) create mode 100644 tools/testing/selftests/powerpc/mm/large_vm_fork_separation.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (ae02f6b594e -> 0baacea2c7e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project. from ae02f6b594e PDB docs: Delete trailing whitespace, wrap to 80 cols adds d801cb1f548 [PowerPC][NFC] Move comment to the relevant function adds 6f3222ed94f [NFC] Fix indentation in PPCAsmPrinter.cpp adds a5b83bc9e3b [CommandLine] Remove OptionCategory and SubCommand caches f [...] adds 8deb84c8ef8 Exploit a zero LoopExit count to eliminate loop exits adds a962c1bc0fd [X86][SSE] Fold extract_subvector(vselect(x,y,z),0) -> vsel [...] adds ebae85bc4a3 builtins: relax __iso_volatile_{load,store}32 adds d050479be51 Natural MSVC visualization of constructors adds 780c374b205 Remove reliance on toCharUnitsFromBits rounding down. adds 1fa07ebd929 Fix TBAA representation for zero-sized fields and unnamed b [...] adds 64b0924531c Revert [CommandLine] Remove OptionCategory and SubCommand c [...] adds bc85dbe2ba7 Disable -Wignored-attributes for now adds 5f4ae7c4571 [Support] Fix build under Emscripten adds 2a31c9ba677 Fix placement of -Wno-ignored-attributes adds 08c699a1105 MSVC visualizers for type aliases adds cf92a1f6eb1 Add noexcept throughout <atomic> adds 6281ccea02d Revert "builtins: relax __iso_volatile_{load,store}32" adds de2b633a4a0 Add super fast _IsSame trait for internal use. adds 8d7924560ea Disable test by default adds cadd826d0af [X86][SelectionDAG] Cleanup and simplify masked_load/masked [...] adds 6ddc7912b0e [SelectionDAG] Remove the code that attempts to calculate t [...] adds 6620e3b2f69 SlotIndexes: simplify IdxMBBPair operators adds 13a5ae58fcf [InstCombine] squash is-power-of-2 that uses ctpop adds f955d5f623d SlotIndexes: delete unused functions adds d22a2a9a726 [IndVars] Remove dead instructions after folding trivial loop exit adds 3f8264b0628 [Tests] Autogen and improve test readability adds 9bc3141dc2d Fix test for 32-bit targets. adds c8d94e78899 [X86] Fix isel pattern that was looking for a bitcasted loa [...] adds e2291f5af92 Fix typo in comment; NFC adds 3359a17b3ae Apply new meta-programming traits throughout the library. adds fb2bd4a9398 Use C++11 implementation of unique_ptr in C++03. adds c6094f0495b [GN] Generation failure caused by trailing space in file name adds e8da65c698e [X86] Turn v16i16->v16i8 truncate+store into a any_extend+t [...] adds 2fb6b0f2baf [ELF][PPC][X86] Use [-2**(n-1), 2**n) to check overflows fo [...] adds 9771f500f29 PR42362: Fix auto deduction of template parameter packs fro [...] adds 8c1b73591fa [llvm-readobj/llvm-readelf] - Eliminate the elf-groups.x86_ [...] adds a94c18fc200 Follow up of rL363913. NFC. adds bb6d0b8e7b0 [Support] Fix error handling in DataExtractor::get[US]LEB128 adds a5bb7b6c20e [libcxx] [test] Read files as bytestrings to fix py3 encodi [...] adds 3519d5535a4 [docs][llvm-nm] Improve symbol code documentation adds fe8017621ea [ARM] Add MVE interleaving load/store family. adds 853dfab799f [OpenCL] Remove more duplicates from opencl-c.h adds b502a44110f [OpenCL] Restore ATOMIC_VAR_INIT adds 078d711908a [sancov] Avoid unnecessary unique_ptr adds 2c5ff946277 [docs][llvm-nm] Add missing options to documentation adds 512b1187794 [Scalarizer] Add scalarizer support for smul.fix.sat adds 485a421876d [ConstantFolding] Use hasVectorInstrinsicScalarOpd. NFC adds 69144a925e7 [DAGCombine] visitMUL - allow shift by zero in MulByConstant. adds ca89eb5f9c9 [clangd] Improve SelectionTree string representation adds b617b0808de [InstCombine] SliceUpIllegalIntegerPHI - bail on out of ran [...] adds 942404d01b7 AMDGPU: Cleanup checking when spills need emergency slots adds 15e678e8438 [CUDA][HIP] Don't set comdat attribute for CUDA device stub [...] adds f27f794d473 [InstCombine] add tests for funnel-shift to bswap; NFC adds 60957cb74c8 AMDGPU: Fold frame index into MUBUF adds 5dbd9228c44 AMDGPU/GlobalISel: Fix RegBankSelect for s1 sext/zext/anyext adds 89efefb170e [InstCombine] reduce funnel-shift i16 X, X, 8 to bswap X adds 2bc35b79380 Hexagon: Rename Register class adds db26bcda8cb [OPENMP]Relax the test checks to pacify 32bit buildbots, NFC. adds 3260ef16bbd [AMDGPU] Remove unused variable AllSGPRSpilledToVGPRs. NFC adds e3a676e9adb CodeGen: Introduce a class for registers adds 906d494b6e7 [analyzer] Fix JSON dumps for ExplodedNodes adds faeaedf8e93 GlobalISel: Remove unsigned variant of SrcOp adds f8f1ace5bb9 ARC: Fix -Wimplicit-fallthrough adds ae171f1e9fe Hexagon: Rename another copy of Register class adds 3a4a60eb6a7 [analyzer] print() JSONify: ProgramPoint revision adds 9f4c7e8170c [bindings/go] Add debug information accessors adds f8a841b88e2 AMDGPU/GlobalISel: Fix selecting G_IMPLICIT_DEF for s1 adds cf6917c6bdc [X86] Regenerate fast fadd reduction tests. NFCI adds f948f6b8628 [clang][NewPM] Remove exception handling before loading pgo [...] adds f336eb344c6 [clang][NewPM] Add RUNS for tests that produce slightly dif [...] adds 0f0bbbd4bbf [AArch64] Regenerate merge-store tests. NFCI. adds de1ce8230d2 [AArch64] Regenerate 2velem tests. NFCI. adds fd7d0d4e3ff [AArch64] Regenerate vcvt tests. NFCI. adds 033774e144b [X86] Cleanups and safety checks around the isFNEG adds 7fccb2ac5e3 [X86] Don't a vzext_movl in LowerBuildVectorv16i8/LowerBuil [...] adds d2fdb956e04 [AMDGPU] Allow any value in unused src0 field in v_nop adds 9c01eaff6aa Move common functionality from processwindows into processdebugger adds 6e04b92c896 [llvm-objdump] Match GNU objdump on symbol types shown in d [...] adds 8fcd5ade3e5 AMDGPU/GlobalISel: Split VALU s64 G_ZEXT/G_SEXT in RegBankSelect adds 318b6dafca2 [PowerPC][UpdateTestChecks] powerpc- triple support adds 14d0b646b7b AMDGPU/GlobalISel: RegBankSelect for amdgcn.class adds dbb6c031753 AMDGPU/GlobalISel: Select G_TRUNC adds 09ede9d65f1 [ABI] Implement Windows ABI for x86_64 adds 4412d83959f Remove flag for no longer supported MSVC version adds fe3f15cf900 [SLP] Support unary FNeg vectorization adds b2f09391cf8 [Tests] Add cases where we're failing to discharge provably [...] adds ea08248b2bc [CodeGen] Add missing vector type legalization for ctlz_zero_undef adds b1f01e27ec0 [clang-doc] Add basic support for templates and typedef adds 73901961ee1 [ABI] Remove unused variables in ABIWindows_x86_64 adds 94b43160963 [InstCombine] Regenerate test pr17827. NFCI. adds 9c8282a9b33 llvm-symbolizer: Add a FRAME command. adds a612e34c147 Augment location information when dumping the AST to JSON. adds 2aa800052ae [InstCombine] add tests for more variants of isPowerOf2; NFC adds f1ffc4305dd [CVP] Reenable nowrap flag inference adds 11cfa92a196 [Target] Hoist LanguageRuntime::GetDeclVendor adds 8242f35d507 NFC: DataExtractor: use decodeULEB128 to implement getULEB128 adds 6694b2b36bd (Reland with changes) Adding a function for setting coverag [...] adds 1e5116cbb3a [NFC][Reassociate] Add unary FNeg tests to fast-Reassociate [...] adds 5a89ba7343a InstCombine: Preserve nuw when reassociating nuw ops [1/3] adds 5d82ecd5d95 InstCombine: Preserve nuw when reassociating nuw ops [2/3] adds 80258425999 InstCombine: Preserve nuw when reassociating nuw ops [3/3] adds 5e69f27ef70 [Syntax] Do not glue multiple empty PP expansions to a sing [...] adds 3081f78776a [SLP] NFC: Fixed typo in comment adds 66e6e37447b Fix test failures when using a custom ABI namespace. adds b5e86e0b510 Add windows abi plugin, breakpointprecondition. adds 4bd4acc969f Fix test failures due to modified wording in Clang diagnostics. adds 868a394bb60 Don't link against the DebugSymbols private framework; try [...] adds 2100caf7f68 AMDGPU/GlobalISel: Add tests for regbankselect of v2s16 and/or/xor adds 8950d0a1f06 Fix test cl-response-file.c to work on all platforms includ [...] adds 2675b0c8abc [InstCombine] squash is-not-power-of-2 using ctpop adds 8a35afab1d9 [NFC] Add missing consts into memoryaccess_def_iterator adds 41c7d530035 [NVPTX][NFC] Fix documentation for shfl instructions. adds 1433b1b6ec7 [NFC] Fix tests added in r364225 which failed on Windows du [...] adds e75b1efa396 Revert "[NVPTX][NFC] Fix documentation for shfl instruction [...] adds 5495f781656 AMDGPU: Fix missing declaration for mbcnt builtins adds 323b89f101b [llvm-objcopy][MachO] Fix strict-aliasing warning. NFCI adds f895e1bded0 DataExtractor: use decodeSLEB128 to implement getSLEB128 adds 545f001d1b9 [llvm-objcopy][NFC] Refactor output target parsing adds 4626613ffe0 [InstCombine] Fold icmp eq/ne (and %x, C), 0 iff (-C) is p [...] adds 2cc3b3856e2 [InstCombine][NFC] Add test to show missing fold for icmp u [...] adds 49885b1245c [analyzer] ExprEngine: Escape pointers in bitwise operations adds c8e8b274f1c Reapply "Fix a crash in option parsing." adds 5b9d0205aae [sanitizer] Enabled getpw_getgr.cc on iOS adds 25bc27965a4 AMDGPU/GlobalISel: Fix regbankselect for amdgcn.class adds 81eb8284052 [llvm-objcopy][NFCI] Fix build failure with GCC adds 079924b0b7f Revert r363802, r363850, and r363856 "[TargetLowering] Simp [...] adds 7939ba08ab4 [cxx2a] P1236R1: the validity of a left shift does not depe [...] adds c48be7fc1cd [analyzer] Add more timers for performance profiling. adds b9c94f946f2 [analyzer] NFC: exploded-graph-rewriter: Extract some code [...] adds beb85ad66de [analyzer] exploded-graph-rewriter: Add support for range c [...] adds 14f4de9bb9d [analyzer] exploded-graph-rewriter: Fix escaping for bitwise-or. adds c55170c0310 [analyzer] JsonSupport: Escape escapes adds 0cdd13c05a1 [analyzer] print() JSONify: Create pointers adds 33e547bddeb [X86] Add test case that led to the revert of r363802, r363 [...] adds e63ae7fee4c Fix an issue that common symbols are not internalized under [...] adds fcad3bc4154 DWARF: Add support for type units+split dwarf combo adds 0d45eabcbb3 [LLVM-C] Add LLVM-C.dll to Windows installer package adds 7ada1c53009 Remove core loading timeout adds 79121e1d637 Add llvm-symbolizer to LLVM_TOOLCHAIN_TOOLS (PR40152) adds 78edad1bf18 [NFC] fix trivial typos in documents adds 303c9861e90 [ASTImporter] Store import errors for Decls adds 92c32574771 [clangd] Cleanup the duplicated getTokenRange. adds 3bc5ad551a4 [ExpandMemCmp] Move all options to TargetTransformInfo. adds 60dc5d4b61b [yaml2obj/obj2yaml] - Allow having the symbols and sections [...] adds 7276a446cec [clangd] Narrow rename to local symbols. adds 79f7831aa71 [clangd] Fix NestedNameSpecifierLoc in SelectionTree adds 0142b9ce318 Port r363962 to COFF: Deduplicate undefined symbol diagnostics adds cdd43eac4fe [Codegen] TargetLowering::SimplifySetCC(): omit urem when possible adds ecd9348aa17 [docs][llvm-cxxfilt] Write llvm-cxxfilt documentation adds a6fd919cb3f [ARM] DLS/LE low-overhead loop code generation adds 47b7d13459a [PowerPC] Emit XXSEL for vec_sel and code that has the same [...] adds 49b3778e32c [TargetLowering] SimplifyDemandedBits - legal checks for SI [...] adds e6824160dd6 [ARM] Add MVE vector load/store instructions. adds 86b7a1e660b [ARM] Add remaining miscellaneous MVE instructions. adds d9654723ad8 [ARM] Extra MVE-related testing. adds 4cf18c28495 [ARM] Explicit lowering of half <-> double conversions. adds b23c942ce43 [VectorLegalizer] ExpandANY_EXTEND_VECTOR_INREG/ExpandZERO_ [...] adds 08e8cb57602 AMDGPU/MC: Add .amdgpu_lds directive adds 2710171a15e AMDGPU: Write LDS objects out as global symbols in code generation adds 74ec25a197a [ARM] MVE VPT Blocks adds 69fc111184f [TargetLowering] SimplifyDemandedBits SIGN_EXTEND_VECTOR_IN [...] adds 287f0403e31 [ARM] Fix buildbot failure due to -Werror. adds 42f44b387e4 Fix frame.s test dir-separator checks adds e4ef62291b4 [SDAG] improve expansion of ctpop+setcc adds 36953ce7696 [TargetLowering] SimplifyDemandedBits ZERO_EXTEND_VECTOR_IN [...] adds d1dc1f4901a AMDGPU: Make amdgcn.s.get.waveid.in.workgroup inaccessiblememonly adds ec18f0f64c5 [ARM] Re-enable misspelled RUN: lines in fullfp16.s. adds b96d9d8bdad [docs][llvm-readobj] Improve llvm-readobj documentation adds 083d9490360 [llvm-objcopy][llvm-strip] Fix help text typo for --allow-b [...] adds d7ffa2a9483 AMDGPU: Select G_SEXT/G_ZEXT/G_ANYEXT adds dcd8b72e1a7 AMDGPU/GlobalISel: Fix duplicated test adds 7c1deeff4a6 Expand cloneLoopWithPreheader() to support cloning loop nest adds 1a18bb6f25f [TargetLowering] SimplifyDemandedBits - add ANY_EXTEND_VECT [...] adds 807d2f442ad [ARM] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...] adds aae4b68703b [X86] lowerShuffleAsSpecificZeroOrAnyExtend - add ANY_EXTEND TODO. adds 0baacea2c7e [AArch64][x86] add tests for ctpop != 1; NFC No new revisions were added by this update. Summary of changes: clang-tools-extra/clang-doc/BitcodeReader.cpp | 2 + clang-tools-extra/clang-doc/BitcodeWriter.cpp | 4 +- clang-tools-extra/clang-doc/BitcodeWriter.h | 1 + clang-tools-extra/clang-doc/Representation.h | 1 + clang-tools-extra/clang-doc/Serialize.cpp | 33 +- clang-tools-extra/clangd/ClangdServer.cpp | 8 +- clang-tools-extra/clangd/Selection.cpp | 15 +- clang-tools-extra/clangd/SourceCode.cpp | 11 + clang-tools-extra/clangd/SourceCode.h | 5 + clang-tools-extra/clangd/XRefs.cpp | 70 +- clang-tools-extra/clangd/refactor/Rename.cpp | 108 +- clang-tools-extra/clangd/refactor/Rename.h | 9 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 65 + .../clangd/unittests/SelectionTests.cpp | 10 +- .../unittests/clang-doc/BitcodeTest.cpp | 1 + .../unittests/clang-doc/ClangDocTest.cpp | 2 + .../unittests/clang-doc/SerializeTest.cpp | 78 +- clang/include/clang/AST/ASTImporter.h | 22 +- clang/include/clang/AST/JSONNodeDumper.h | 15 +- clang/include/clang/Basic/BuiltinsAMDGPU.def | 3 + clang/include/clang/Basic/JsonSupport.h | 23 +- .../StaticAnalyzer/Core/PathSensitive/ExprEngine.h | 2 +- .../Tooling/Refactoring/Rename/RenamingAction.h | 2 + clang/include/clang/Tooling/Syntax/Tokens.h | 26 + clang/lib/AST/ASTImporter.cpp | 98 +- clang/lib/AST/ExprConstant.cpp | 4 +- clang/lib/AST/JSONNodeDumper.cpp | 77 +- clang/lib/Analysis/ProgramPoint.cpp | 3 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 +- clang/lib/CodeGen/CGExprScalar.cpp | 3 +- clang/lib/CodeGen/CodeGenModule.cpp | 5 + clang/lib/CodeGen/CodeGenTBAA.cpp | 4 + clang/lib/Headers/opencl-c-base.h | 7 +- clang/lib/Headers/opencl-c.h | 29 - clang/lib/Sema/SemaExpr.cpp | 13 +- clang/lib/Sema/SemaTemplate.cpp | 5 +- .../lib/StaticAnalyzer/Core/BasicValueFactory.cpp | 10 +- clang/lib/StaticAnalyzer/Core/Environment.cpp | 7 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 12 +- clang/lib/StaticAnalyzer/Core/ExprEngineC.cpp | 4 + clang/lib/StaticAnalyzer/Core/RegionStore.cpp | 6 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 43 +- .../Tooling/Refactoring/Rename/RenamingAction.cpp | 2 + clang/lib/Tooling/Syntax/Tokens.cpp | 183 +- clang/test/AST/ast-dump-comment-json.cpp | 589 ++--- clang/test/AST/ast-dump-decl-json.c | 630 +++-- clang/test/AST/ast-dump-decl-json.m | 544 ++--- clang/test/AST/ast-dump-enum-json.cpp | 187 +- clang/test/AST/ast-dump-expr-json.c | 1448 +++++------- clang/test/AST/ast-dump-expr-json.cpp | 2468 ++++++++------------ clang/test/AST/ast-dump-expr-json.m | 1369 ++++------- clang/test/AST/ast-dump-funcs-json.cpp | 427 ++-- clang/test/AST/ast-dump-if-json.cpp | 300 +-- clang/test/AST/ast-dump-macro-json.c | 106 +- clang/test/AST/ast-dump-namespace-json.cpp | 89 +- .../AST/ast-dump-record-definition-data-json.cpp | 1386 +++++------ clang/test/AST/ast-dump-records-json.cpp | 1145 ++++----- clang/test/AST/ast-dump-stmt-json.c | 1487 +++++------- clang/test/AST/ast-dump-stmt-json.cpp | 1866 ++++++--------- clang/test/AST/ast-dump-stmt-json.m | 246 +- clang/test/AST/ast-dump-template-decls-json.cpp | 724 +++--- clang/test/AST/ast-dump-temporaries-json.cpp | 103 +- clang/test/AST/ast-dump-types-json.cpp | 66 +- clang/test/AST/multistep-explicit-cast-json.c | 144 +- clang/test/AST/multistep-explicit-cast-json.cpp | 360 +-- .../ASTMerge/class-template-partial-spec/test.cpp | 2 - clang/test/Analysis/dump_egraph.c | 18 +- .../exploded-graph-rewriter/constraints.dot | 27 + .../exploded-graph-rewriter/constraints_diff.dot | 65 + .../exploded-graph-rewriter/environment.dot | 34 +- .../exploded-graph-rewriter/environment_diff.dot | 102 +- .../Analysis/exploded-graph-rewriter/escapes.c | 9 +- .../Analysis/exploded-graph-rewriter/store.dot | 30 +- .../exploded-graph-rewriter/store_diff.dot | 60 +- clang/test/Analysis/expr-inspection.c | 8 +- clang/test/Analysis/left-shift-cxx2a.cpp | 22 + clang/test/Analysis/symbol-escape.cpp | 33 + clang/test/CodeGen/pgo-sample.c | 13 +- clang/test/CodeGen/tbaa-struct.cpp | 8 +- clang/test/CodeGen/tbaa.cpp | 8 +- clang/test/CodeGenCXX/cxx2a-left-shift.cpp | 19 + clang/test/CodeGenCXX/no-unique-address.cpp | 16 + clang/test/CodeGenCXX/tail-padding.cpp | 8 +- clang/test/CodeGenOpenCL/builtins-amdgcn.cl | 12 + clang/test/CodeGenOpenCL/convergent.cl | 10 +- clang/test/Driver/cl-response-file.c | 2 +- clang/test/Headers/opencl-c-header.cl | 4 + clang/test/OpenMP/parallel_codegen.cpp | 4 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 16 + clang/test/SemaCXX/shift.cpp | 82 +- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 15 + clang/unittests/AST/ASTImporterFixtures.cpp | 2 +- clang/unittests/AST/ASTImporterFixtures.h | 4 +- clang/unittests/AST/ASTImporterTest.cpp | 121 + clang/unittests/Tooling/Syntax/TokensTest.cpp | 5 +- clang/utils/ClangVisualizers/clang.natvis | 58 +- clang/utils/analyzer/exploded-graph-rewriter.py | 105 +- clang/www/cxx_status.html | 2 +- compiler-rt/lib/profile/InstrProfiling.h | 21 +- compiler-rt/lib/profile/InstrProfilingFile.c | 64 +- compiler-rt/lib/profile/InstrProfilingUtil.c | 20 + compiler-rt/lib/profile/InstrProfilingUtil.h | 2 + .../profile/instrprof-set-file-object-merging.c | 43 + .../test/profile/instrprof-set-file-object.c | 31 + .../TestCases/Posix/getpw_getgr.cc | 1 - libcxx/CMakeLists.txt | 4 +- libcxx/include/__tuple | 2 +- libcxx/include/atomic | 56 +- libcxx/include/cmath | 2 +- libcxx/include/functional | 6 +- libcxx/include/math.h | 74 +- libcxx/include/memory | 208 +- libcxx/include/optional | 101 +- libcxx/include/tuple | 52 +- libcxx/include/type_traits | 176 +- .../libcxx/type_traits/lazy_metafunctions.pass.cpp | 58 +- .../meta/stress_tests/stress_test_is_same.sh.cpp | 57 + .../views/span.tuple/tuple_size.fail.cpp | 4 +- ...ny_cast_request_invalid_value_category.fail.cpp | 4 +- .../any.cast/const_correctness.fail.cpp | 4 +- .../unique.ptr.ctor/pointer_deleter.fail.cpp | 4 - .../variant.variant/variant.assign/copy.fail.cpp | 2 +- libcxx/utils/libcxx/test/format.py | 14 +- lld/COFF/Chunks.cpp | 11 +- lld/COFF/SymbolTable.cpp | 67 +- lld/COFF/SymbolTable.h | 2 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/Arch/PPC64.cpp | 12 +- lld/ELF/Arch/X86_64.cpp | 4 +- lld/ELF/Symbols.cpp | 6 +- lld/ELF/Target.h | 2 +- lld/test/COFF/undefined-symbol-multi.s | 47 + lld/test/ELF/Inputs/i386-reloc-16-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-16.s | 3 - lld/test/ELF/Inputs/i386-reloc-8-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-8.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8.s | 3 - lld/test/ELF/aarch64-abs16.s | 8 +- lld/test/ELF/aarch64-abs32.s | 8 +- lld/test/ELF/aarch64-prel16.s | 4 +- lld/test/ELF/aarch64-prel32.s | 4 +- lld/test/ELF/i386-reloc-16.s | 27 +- lld/test/ELF/i386-reloc-8.s | 27 +- lld/test/ELF/lto/common4.ll | 21 + lld/test/ELF/ppc32-reloc-addr.s | 10 +- lld/test/ELF/ppc64-addr16-error.s | 13 - lld/test/ELF/ppc64-reloc-addr.s | 25 + lld/test/ELF/x86-64-reloc-16.s | 14 - lld/test/ELF/x86-64-reloc-8-16.s | 25 + lld/test/ELF/x86-64-reloc-8.s | 14 - lldb/include/lldb/Target/LanguageRuntime.h | 3 + lldb/include/lldb/Target/ObjCLanguageRuntime.h | 3 - lldb/lit/Driver/Inputs/process_attach_pid.in | 2 + lldb/lit/Driver/TestProcessAttach.test | 2 + lldb/lit/SymbolFile/DWARF/debug-types-basic.test | 24 +- .../SymbolFile/DWARF/debug-types-expressions.test | 18 +- .../SymbolFile/DWARF/split-dwarf-multiple-cu.ll | 40 + lldb/lldb.xcodeproj/project.pbxproj | 70 +- .../lldbutil/iter/TestRegistersIterator.py | 1 - lldb/source/API/SBTarget.cpp | 55 +- lldb/source/API/SystemInitializerFull.cpp | 3 + lldb/source/Interpreter/Options.cpp | 13 +- lldb/source/Plugins/ABI/CMakeLists.txt | 1 + .../Plugins/ABI/SysV-x86_64/ABISysV_x86_64.cpp | 15 +- .../ABI/Windows-x86_64/ABIWindows_x86_64.cpp | 1805 ++++++++++++++ .../Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.h | 99 + .../Plugins/ABI/Windows-x86_64/CMakeLists.txt | 10 + .../Plugins/Process/Windows/Common/CMakeLists.txt | 1 + .../Process/Windows/Common/ProcessDebugger.cpp | 572 +++++ .../Process/Windows/Common/ProcessDebugger.h | 101 + .../Process/Windows/Common/ProcessWindows.cpp | 473 +--- .../Process/Windows/Common/ProcessWindows.h | 21 +- .../Windows/Common/RegisterContextWindows.cpp | 19 +- .../Common/x64/RegisterContextWindows_x64.cpp | 172 +- .../Plugins/SymbolFile/DWARF/DWARFContext.cpp | 4 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 5 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 5 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 7 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 33 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARFDwo.h | 5 +- lldb/source/Symbol/LocateSymbolFileMacOSX.cpp | 32 +- lldb/source/Target/Process.cpp | 2 +- llvm/bindings/go/llvm/dibuilder.go | 90 + llvm/bindings/go/llvm/ir.go | 3 + llvm/cmake/modules/AddLLVM.cmake | 5 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 4 - llvm/docs/AMDGPUUsage.rst | 27 +- llvm/docs/CommandGuide/llvm-cxxfilt.md | 10 - llvm/docs/CommandGuide/llvm-cxxfilt.rst | 79 + llvm/docs/CommandGuide/llvm-nm.rst | 197 +- llvm/docs/CommandGuide/llvm-readobj.rst | 259 +- llvm/docs/CommandLine.rst | 2 +- llvm/docs/LangRef.rst | 2 +- llvm/include/llvm/Analysis/LoopInfo.h | 34 + llvm/include/llvm/Analysis/LoopInfoImpl.h | 13 +- llvm/include/llvm/Analysis/MemorySSA.h | 6 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 34 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 6 +- llvm/include/llvm/Analysis/VectorUtils.h | 9 +- llvm/include/llvm/BinaryFormat/ELF.h | 5 + llvm/include/llvm/CodeGen/CallingConvLower.h | 2 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 24 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 5 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 14 +- .../GlobalISel/LegalizationArtifactCombiner.h | 30 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 22 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 25 +- llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 2 +- llvm/include/llvm/CodeGen/MachineOperand.h | 5 +- llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 6 +- llvm/include/llvm/CodeGen/Register.h | 60 + llvm/include/llvm/CodeGen/SlotIndexes.h | 75 +- .../include/llvm/CodeGen/SwiftErrorValueTracking.h | 15 +- llvm/include/llvm/CodeGen/TargetLowering.h | 12 - llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- llvm/include/llvm/CodeGen/VirtRegMap.h | 4 +- llvm/include/llvm/DebugInfo/DIContext.h | 13 + llvm/include/llvm/DebugInfo/DWARF/DWARFContext.h | 5 + llvm/include/llvm/DebugInfo/PDB/PDBContext.h | 3 + llvm/include/llvm/DebugInfo/Symbolize/DIPrinter.h | 2 + .../llvm/DebugInfo/Symbolize/SymbolizableModule.h | 2 + llvm/include/llvm/DebugInfo/Symbolize/Symbolize.h | 3 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/MC/MCSymbol.h | 26 +- llvm/include/llvm/Support/LEB128.h | 6 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 4 +- llvm/lib/Analysis/ConstantFolding.cpp | 29 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 6 +- llvm/lib/Analysis/VectorUtils.cpp | 10 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 +- llvm/lib/CodeGen/ExpandMemCmp.cpp | 49 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 10 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 224 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 376 +-- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 26 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MachineOperand.cpp | 2 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 6 +- llvm/lib/CodeGen/RegAllocGreedy.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 27 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 26 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 18 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 84 +- llvm/lib/CodeGen/SlotIndexes.cpp | 17 +- llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 24 +- llvm/lib/CodeGen/TargetInstrInfo.cpp | 6 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 119 + llvm/lib/DebugInfo/PDB/PDBContext.cpp | 5 + llvm/lib/DebugInfo/Symbolize/DIPrinter.cpp | 23 + .../DebugInfo/Symbolize/SymbolizableObjectFile.cpp | 8 + .../DebugInfo/Symbolize/SymbolizableObjectFile.h | 2 + llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 23 + llvm/lib/MC/ELFObjectWriter.cpp | 10 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 1 + llvm/lib/Support/DataExtractor.cpp | 55 +- llvm/lib/Support/Unix/Path.inc | 3 + llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 42 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 8 +- llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 6 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 210 +- .../AArch64/AArch64RedundantCopyElimination.cpp | 4 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 2 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 31 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 38 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 8 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 10 + llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 1 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 226 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 32 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 173 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBanks.td | 2 +- llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 2 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 58 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 27 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 7 + llvm/lib/Target/AMDGPU/R600Packetizer.cpp | 4 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 74 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 19 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 26 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 5 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 4 + llvm/lib/Target/AMDGPU/SIInstructions.td | 10 + llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 79 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 14 +- llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp | 4 + llvm/lib/Target/AMDGPU/VOP1Instructions.td | 2 +- llvm/lib/Target/ARC/ARCOptAddrMode.cpp | 2 +- llvm/lib/Target/ARC/ARCRegisterInfo.cpp | 8 +- llvm/lib/Target/ARC/ARCRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARM.h | 3 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 5 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 4 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 50 +- llvm/lib/Target/ARM/ARMCallLowering.h | 6 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 30 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 80 +- llvm/lib/Target/ARM/ARMInstrFormats.td | 2 + llvm/lib/Target/ARM/ARMInstrInfo.td | 9 + llvm/lib/Target/ARM/ARMInstrMVE.td | 711 ++++++ llvm/lib/Target/ARM/ARMInstrThumb2.td | 64 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 8 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 295 +++ llvm/lib/Target/ARM/ARMRegisterInfo.td | 9 - llvm/lib/Target/ARM/ARMTargetMachine.cpp | 5 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 431 +++- llvm/lib/Target/ARM/CMakeLists.txt | 1 + .../Target/ARM/Disassembler/ARMDisassembler.cpp | 216 +- .../Target/ARM/MCTargetDesc/ARMAddressingModes.h | 4 +- llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h | 4 + .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 48 + llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 8 + .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 88 +- llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp | 16 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 14 +- llvm/lib/Target/BPF/BPFRegisterInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFRegisterInfo.h | 2 +- .../lib/Target/Hexagon/HexagonConstPropagation.cpp | 177 +- llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenMux.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp | 66 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.h | 2 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp | 4 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.h | 4 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp | 2 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 90 +- llvm/lib/Target/Mips/MipsCallLowering.h | 20 +- llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 43 +- llvm/lib/Target/Mips/MipsMachineFunction.cpp | 4 +- llvm/lib/Target/Mips/MipsMachineFunction.h | 4 +- llvm/lib/Target/Mips/MipsRegisterInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsRegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 16 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.h | 2 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 108 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 104 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 4 + llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 4 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 17 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 4 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.h | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.cpp | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.h | 2 +- llvm/lib/Target/SystemZ/SystemZElimCompare.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 54 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 8 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.h | 2 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.cpp | 4 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.h | 2 +- llvm/lib/Target/X86/X86CallLowering.cpp | 38 +- llvm/lib/Target/X86/X86CallLowering.h | 6 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 63 +- llvm/lib/Target/X86/X86ISelLowering.h | 5 - llvm/lib/Target/X86/X86InstrAVX512.td | 40 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 62 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 6 +- llvm/lib/Target/X86/X86InstrSSE.td | 8 +- llvm/lib/Target/X86/X86RegisterInfo.cpp | 2 +- llvm/lib/Target/X86/X86RegisterInfo.h | 8 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 41 +- llvm/lib/Target/X86/X86TargetTransformInfo.h | 4 +- llvm/lib/Target/XCore/XCoreRegisterInfo.cpp | 4 +- llvm/lib/Target/XCore/XCoreRegisterInfo.h | 2 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 36 + .../Transforms/InstCombine/InstCombineCalls.cpp | 7 + .../Transforms/InstCombine/InstCombineCompares.cpp | 20 +- llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 5 + .../InstCombine/InstructionCombining.cpp | 72 +- .../Scalar/CorrelatedValuePropagation.cpp | 2 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 20 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 2 +- llvm/lib/Transforms/Utils/CloneFunction.cpp | 41 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 34 +- llvm/test/CodeGen/AArch64/arm64-neon-2velem.ll | 2101 +++++++++++++---- llvm/test/CodeGen/AArch64/arm64-popcnt.ll | 34 + llvm/test/CodeGen/AArch64/arm64-vcvt_f.ll | 143 +- llvm/test/CodeGen/AArch64/merge-store.ll | 44 +- .../CodeGen/AMDGPU/32-bit-local-address-space.ll | 4 +- .../AMDGPU/GlobalISel/inst-select-anyext.mir | 171 ++ .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 160 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 187 ++ .../AMDGPU/GlobalISel/inst-select-trunc.mir | 373 +++ .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 187 ++ .../GlobalISel/regbankselect-amdgcn.class.mir | 68 + .../AMDGPU/GlobalISel/regbankselect-and.mir | 65 + .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 216 +- .../CodeGen/AMDGPU/GlobalISel/regbankselect-or.mir | 65 + .../AMDGPU/GlobalISel/regbankselect-sext.mir | 286 ++- .../AMDGPU/GlobalISel/regbankselect-xor.mir | 65 + .../AMDGPU/GlobalISel/regbankselect-zext.mir | 283 ++- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 41 + llvm/test/CodeGen/AMDGPU/ds-sub-offset.ll | 3 +- llvm/test/CodeGen/AMDGPU/ds_read2.ll | 28 +- llvm/test/CodeGen/AMDGPU/ds_write2.ll | 54 +- llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 134 ++ .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 13 +- llvm/test/CodeGen/AMDGPU/inst-select-load-flat.mir | 28 - llvm/test/CodeGen/AMDGPU/inst-select-load-smrd.mir | 159 -- llvm/test/CodeGen/AMDGPU/lds-initializer.ll | 2 +- llvm/test/CodeGen/AMDGPU/lds-relocs.ll | 63 + llvm/test/CodeGen/AMDGPU/lds-size.ll | 1 - llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.dec.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll | 10 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll | 26 + .../CodeGen/AMDGPU/llvm.amdgcn.groupstaticsize.ll | 15 +- .../CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 3 +- llvm/test/CodeGen/AMDGPU/local-memory.amdgcn.ll | 7 +- llvm/test/CodeGen/AMDGPU/local-memory.ll | 4 +- llvm/test/CodeGen/AMDGPU/merge-store-crash.ll | 3 +- llvm/test/CodeGen/AMDGPU/over-max-lds-size.ll | 14 - llvm/test/CodeGen/AMDGPU/promote-alloca-globals.ll | 3 +- llvm/test/CodeGen/AMDGPU/shl_add_ptr.ll | 18 +- llvm/test/CodeGen/AMDGPU/si-sgpr-spill.ll | 22 +- llvm/test/CodeGen/AMDGPU/target-cpu.ll | 1 - llvm/test/CodeGen/ARM/O3-pipeline.ll | 7 + llvm/test/CodeGen/ARM/half.ll | 4 + llvm/test/CodeGen/ARM/mve-vpt-block2.mir | 77 + llvm/test/CodeGen/ARM/mve-vpt-block3.mir | 82 + llvm/test/CodeGen/ARM/mve-vpt-block4.mir | 90 + llvm/test/CodeGen/ARM/mve-vpt-block5.mir | 88 + llvm/test/CodeGen/ARM/mve-vpt-block6.mir | 84 + .../CodeGen/MIR/AMDGPU/machine-function-info.ll | 2 +- llvm/test/CodeGen/PowerPC/varargs.ll | 63 +- llvm/test/CodeGen/PowerPC/vec-select.ll | 72 + llvm/test/CodeGen/PowerPC/vec_clz.ll | 89 +- llvm/test/CodeGen/X86/avx512-ext.ll | 84 +- llvm/test/CodeGen/X86/avx512-fma.ll | 6 +- llvm/test/CodeGen/X86/avx512-insert-extract.ll | 44 +- .../CodeGen/X86/avx512-intrinsics-fast-isel.ll | 38 +- llvm/test/CodeGen/X86/avx512-mask-op.ll | 64 +- llvm/test/CodeGen/X86/avx512-masked-memop-64-32.ll | 14 +- llvm/test/CodeGen/X86/avx512-vec-cmp.ll | 3 +- llvm/test/CodeGen/X86/combine-mul.ll | 24 + llvm/test/CodeGen/X86/ctpop-combine.ll | 40 + llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 4 +- llvm/test/CodeGen/X86/masked_compressstore.ll | 16 +- llvm/test/CodeGen/X86/masked_expandload.ll | 4 +- llvm/test/CodeGen/X86/masked_gather_scatter.ll | 64 +- llvm/test/CodeGen/X86/masked_load.ll | 12 +- ...ower-of-two-or-zero-when-comparing-with-zero.ll | 16 +- llvm/test/CodeGen/X86/pr30284.ll | 2 +- .../test/CodeGen/X86/prefer-avx256-mask-shuffle.ll | 8 +- llvm/test/CodeGen/X86/setcc-lowering.ll | 2 +- .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 6 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 6 +- llvm/test/CodeGen/X86/var-permute-128.ll | 6 +- llvm/test/CodeGen/X86/var-permute-256.ll | 3 +- llvm/test/CodeGen/X86/vec_clz.ll | 85 + llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-fadd-fast.ll | 4 +- llvm/test/CodeGen/X86/vector-reduce-mul-widen.ll | 130 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 105 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-smax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-shuffle-512-v16.ll | 4 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 12 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 12 +- llvm/test/CodeGen/X86/vector-trunc-widen.ll | 4 +- llvm/test/CodeGen/X86/vector-trunc.ll | 4 +- llvm/test/CodeGen/X86/vselect.ll | 56 + llvm/test/CodeGen/X86/xop-ifma.ll | 10 +- llvm/test/MC/AMDGPU/elf-lds-error.s | 19 + llvm/test/MC/AMDGPU/elf-lds.s | 82 + llvm/test/MC/ARM/fp-armv8-m.s | 140 ++ llvm/test/MC/ARM/fullfp16.s | 2 + llvm/test/MC/ARM/mve-fp-registers.s | 25 +- llvm/test/MC/ARM/mve-interleave.s | 270 +++ llvm/test/MC/ARM/mve-load-store.s | 1944 +++++++++++++++ llvm/test/MC/ARM/mve-misc.s | 176 ++ llvm/test/MC/ARM/no-mve.s | 16 + llvm/test/MC/ARM/ras-extension.s | 3 + llvm/test/MC/Disassembler/AMDGPU/nop.txt | 3 + llvm/test/MC/Disassembler/AMDGPU/vop1.txt | 3 + llvm/test/MC/Disassembler/AMDGPU/vop1_vi.txt | 3 + llvm/test/MC/Disassembler/ARM/mve-interleave.txt | 267 +++ llvm/test/MC/Disassembler/ARM/mve-load-store.txt | 1378 +++++++++++ llvm/test/MC/Disassembler/ARM/mve-misc.txt | 111 + .../MC/Disassembler/ARM/ras-extension-thumb.txt | 3 + llvm/test/Object/X86/obj2yaml-dup-section-name.s | 14 +- .../Transforms/CorrelatedValuePropagation/basic.ll | 18 +- .../Transforms/CorrelatedValuePropagation/deopt.ll | 4 +- .../Transforms/CorrelatedValuePropagation/icmp.ll | 4 +- .../Transforms/CorrelatedValuePropagation/range.ll | 2 +- llvm/test/Transforms/HardwareLoops/ARM/calls.ll | 22 +- .../test/Transforms/HardwareLoops/ARM/cond-mov.mir | 115 + llvm/test/Transforms/HardwareLoops/ARM/massive.mir | 145 ++ .../HardwareLoops/ARM/multiblock-massive.mir | 160 ++ .../HardwareLoops/ARM/revert-after-call.mir | 141 ++ .../HardwareLoops/ARM/revert-after-spill.mir | 139 ++ .../test/Transforms/HardwareLoops/ARM/simple-do.ll | 37 + .../Transforms/HardwareLoops/ARM/size-limit.mir | 155 ++ .../test/Transforms/HardwareLoops/ARM/structure.ll | 177 ++ llvm/test/Transforms/HardwareLoops/ARM/switch.mir | 198 ++ .../IndVarSimplify/eliminate-comparison.ll | 11 +- .../Transforms/IndVarSimplify/eliminate-exit.ll | 193 ++ .../Transforms/IndVarSimplify/eliminate-trunc.ll | 12 +- .../Transforms/IndVarSimplify/floating-point-iv.ll | 141 +- llvm/test/Transforms/InstCombine/fsh.ll | 47 +- llvm/test/Transforms/InstCombine/ispow2.ll | 281 ++- .../InstCombine/lshr-and-negC-icmpeq-zero.ll | 30 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 26 + llvm/test/Transforms/InstCombine/pr17827.ll | 16 +- .../test/Transforms/InstCombine/reassociate-nuw.ll | 60 +- .../InstCombine/shl-and-negC-icmpeq-zero.ll | 30 +- .../InstCombine/shl-unsigned-cmp-const.ll | 236 ++ .../LoopUnroll/runtime-loop-multiple-exits.ll | 8 +- .../Reassociate/fast-ReassociateVector.ll | 57 + llvm/test/Transforms/SLPVectorizer/X86/phi3.ll | 6 +- .../SLPVectorizer/X86/propagate_ir_flags.ll | 26 +- llvm/test/Transforms/Scalarizer/intrinsics.ll | 17 +- .../X86/elf-disassemble-dynamic-symbols.test | 59 +- .../tools/llvm-readobj/Inputs/elf-groups.x86_64 | Bin 4384 -> 0 bytes llvm/test/tools/llvm-readobj/elf-groups.test | 134 +- llvm/test/tools/llvm-readobj/print-section.test | 8 - llvm/test/tools/llvm-symbolizer/frame-fortran.s | 230 ++ llvm/test/tools/llvm-symbolizer/frame-types.s | 532 +++++ llvm/test/tools/llvm-symbolizer/frame.s | 687 ++++++ .../duplicate-symbol-and-section-names.test | 152 ++ .../tools/yaml2obj/duplicate-section-names.test | 170 ++ .../tools/yaml2obj/duplicate-symbol-names.test | 100 + llvm/tools/llvm-objcopy/CopyConfig.cpp | 67 +- llvm/tools/llvm-objcopy/CopyConfig.h | 11 +- llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 14 +- llvm/tools/llvm-objcopy/ELF/Object.cpp | 27 +- llvm/tools/llvm-objcopy/ELF/Object.h | 1 + llvm/tools/llvm-objcopy/MachO/MachOReader.cpp | 4 +- llvm/tools/llvm-objcopy/ObjcopyOpts.td | 2 +- llvm/tools/llvm-objcopy/StripOpts.td | 2 +- llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 32 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 19 +- llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 31 +- llvm/tools/obj2yaml/elf2yaml.cpp | 86 +- llvm/tools/sancov/sancov.cpp | 22 +- llvm/tools/yaml2obj/yaml2elf.cpp | 17 +- llvm/unittests/CodeGen/GlobalISel/GISelMITest.h | 4 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 18 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 26 +- llvm/unittests/Support/DataExtractorTest.cpp | 10 + llvm/unittests/Support/TargetParserTest.cpp | 12 +- llvm/utils/UpdateTestChecks/asm.py | 3 +- .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 2 +- 577 files changed, 31025 insertions(+), 14844 deletions(-) create mode 100644 clang/test/Analysis/exploded-graph-rewriter/constraints.dot create mode 100644 clang/test/Analysis/exploded-graph-rewriter/constraints_diff.dot create mode 100644 clang/test/Analysis/left-shift-cxx2a.cpp create mode 100644 clang/test/Analysis/symbol-escape.cpp create mode 100644 clang/test/CodeGenCXX/cxx2a-left-shift.cpp create mode 100644 compiler-rt/test/profile/instrprof-set-file-object-merging.c create mode 100644 compiler-rt/test/profile/instrprof-set-file-object.c create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_is_s [...] create mode 100644 lld/test/COFF/undefined-symbol-multi.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8.s create mode 100644 lld/test/ELF/lto/common4.ll delete mode 100644 lld/test/ELF/ppc64-addr16-error.s create mode 100644 lld/test/ELF/ppc64-reloc-addr.s delete mode 100644 lld/test/ELF/x86-64-reloc-16.s create mode 100644 lld/test/ELF/x86-64-reloc-8-16.s delete mode 100644 lld/test/ELF/x86-64-reloc-8.s create mode 100644 lldb/lit/Driver/Inputs/process_attach_pid.in create mode 100644 lldb/lit/Driver/TestProcessAttach.test create mode 100644 lldb/lit/SymbolFile/DWARF/split-dwarf-multiple-cu.ll create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.cpp create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.h create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/CMakeLists.txt create mode 100644 lldb/source/Plugins/Process/Windows/Common/ProcessDebugger.cpp create mode 100644 lldb/source/Plugins/Process/Windows/Common/ProcessDebugger.h delete mode 100644 llvm/docs/CommandGuide/llvm-cxxfilt.md create mode 100644 llvm/docs/CommandGuide/llvm-cxxfilt.rst create mode 100644 llvm/include/llvm/CodeGen/Register.h create mode 100644 llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-anyext.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-trunc.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.class.mir create mode 100644 llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/inst-select-load-flat.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/inst-select-load-smrd.mir create mode 100644 llvm/test/CodeGen/AMDGPU/lds-relocs.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/over-max-lds-size.ll create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block2.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block3.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block4.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block5.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block6.mir create mode 100644 llvm/test/CodeGen/PowerPC/vec-select.ll create mode 100644 llvm/test/CodeGen/X86/vec_clz.ll create mode 100644 llvm/test/MC/AMDGPU/elf-lds-error.s create mode 100644 llvm/test/MC/AMDGPU/elf-lds.s create mode 100644 llvm/test/MC/ARM/fp-armv8-m.s create mode 100644 llvm/test/MC/ARM/mve-interleave.s create mode 100644 llvm/test/MC/ARM/mve-load-store.s create mode 100644 llvm/test/MC/ARM/mve-misc.s create mode 100644 llvm/test/MC/ARM/no-mve.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-interleave.txt create mode 100644 llvm/test/MC/Disassembler/ARM/mve-load-store.txt create mode 100644 llvm/test/MC/Disassembler/ARM/mve-misc.txt create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/cond-mov.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/massive.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/multiblock-massive.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/revert-after-call.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/revert-after-spill.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/size-limit.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/switch.mir create mode 100644 llvm/test/Transforms/IndVarSimplify/eliminate-exit.ll create mode 100644 llvm/test/Transforms/InstCombine/phi-shifts.ll create mode 100644 llvm/test/Transforms/InstCombine/shl-unsigned-cmp-const.ll delete mode 100644 llvm/test/tools/llvm-readobj/Inputs/elf-groups.x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/print-section.test create mode 100644 llvm/test/tools/llvm-symbolizer/frame-fortran.s create mode 100644 llvm/test/tools/llvm-symbolizer/frame-types.s create mode 100644 llvm/test/tools/llvm-symbolizer/frame.s create mode 100644 llvm/test/tools/obj2yaml/duplicate-symbol-and-section-names.test create mode 100644 llvm/test/tools/yaml2obj/duplicate-section-names.test create mode 100644 llvm/test/tools/yaml2obj/duplicate-symbol-names.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (7b19c61b -> b39390b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 7b19c61b 2: update: llvm-linux: 17751 new b39390b4 2: update: llvm-linux: 17751 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7b19c61b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 184 +- 02-build_llvm/console.log | 11871 ++++++++++++++++---------------- 03-build_linux/console.log | 1948 +++--- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 20 +- console.log | 14029 +++++++++++++++++++------------------- jenkins/manifest.sh | 12 +- 7 files changed, 14044 insertions(+), 14026 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 12 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019