Tcwg-commits May 2019

tcwg-commits@lists.linaro.org

4 participants
17284 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (04bdff6a76 -> b3811e90dc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/binutils-gdb. from 04bdff6a76 PowerPC notoc linkage stubs adds 5a01c34c62 [gdb/testsuite] Add test-case for gdb-add-index.sh adds 405b5bd86f Regen POTFILES for bpf adds 2301ed1c9a aarch64: add STO_AARCH64_VARIANT_PCS and DT_AARCH64_VARIANT_PCS adds f166ae0188 aarch64: handle .variant_pcs directive in gas adds 0b4eac57c4 aarch64: override default elf .set handling in gas adds 823710d585 aarch64: handle STO_AARCH64_VARIANT_PCS in bfd adds b3811e90dc Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 ++++ bfd/elfnn-aarch64.c | 41 +++++++++++++ bfd/po/SRC-POTFILES.in | 2 + bfd/version.h | 2 +- binutils/ChangeLog | 6 ++ binutils/readelf.c | 20 +++++++ gas/ChangeLog | 21 +++++++ gas/config/tc-aarch64.c | 55 ++++++++++++++++++ gas/config/tc-aarch64.h | 6 ++ gas/doc/c-aarch64.texi | 6 ++ gas/po/POTFILES.in | 2 + gas/testsuite/gas/aarch64/symbol-variant_pcs-1.d | 10 ++++ gas/testsuite/gas/aarch64/symbol-variant_pcs-1.s | 8 +++ gas/testsuite/gas/aarch64/symbol-variant_pcs-2.d | 9 +++ gas/testsuite/gas/aarch64/symbol-variant_pcs-2.s | 4 ++ gas/testsuite/gas/aarch64/symbol-variant_pcs-3.d | 12 ++++ gas/testsuite/gas/aarch64/symbol-variant_pcs-3.s | 20 +++++++ gdb/testsuite/ChangeLog | 4 ++ gdb/testsuite/gdb.dwarf2/gdb-add-index.exp | 74 ++++++++++++++++++++++++ include/ChangeLog | 5 ++ include/elf/aarch64.h | 5 ++ ld/ChangeLog | 14 +++++ ld/po/BLD-POTFILES.in | 1 + ld/testsuite/ld-aarch64/aarch64-elf.exp | 4 ++ ld/testsuite/ld-aarch64/variant_pcs-1.s | 59 +++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-2.s | 47 +++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-now.d | 68 ++++++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-r.d | 60 +++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-shared.d | 68 ++++++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs.ld | 23 ++++++++ opcodes/ChangeLog | 4 ++ opcodes/po/POTFILES.in | 7 +++ 32 files changed, 678 insertions(+), 1 deletion(-) create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-1.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-1.s create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-2.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-2.s create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-3.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-3.s create mode 100644 gdb/testsuite/gdb.dwarf2/gdb-add-index.exp create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-1.s create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-2.s create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-now.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-r.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-shared.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs.ld -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig updated (5934d4123 -> e92d554b9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allmodconfig in repository toolchain/ci/base-artifacts. discards 5934d4123 4: update: binutils-gcc-linux: 19550 new e92d554b9 4: update: binutils-gcc-linux: 19550 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (5934d4123) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 160 +- 02-prepare_abe/console.log | 422 +- 03-build_abe-binutils/console.log | 10418 ++++++------ 04-build_abe-stage1/console.log | 19865 +++++++++++----------- 05-build_linux/console.log | 876 +- 08-update_baseline/console.log | 90 +- console.log | 31831 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- 8 files changed, 31822 insertions(+), 31856 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig updated (ffacf0cbaf9 -> 626310900ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig in repository toolchain/ci/gcc. from ffacf0cbaf9 add missed Changelog. adds 30b13c24bb8 2019-05-23 Richard Biener <rguenther(a)suse.de> adds a05b8bdec3b PR target/90568 * config/i386/x86-tune-sched.c (ix86_macr [...] adds a3214c6a70c PR libgomp/90585 * plugin/plugin-hsa.c: Include gstdint.h [...] adds fc4cfb51ce5 PR tree-optimization/90106 PR testsuite/90517 * gcc.dg/c [...] adds fc462ce451a [aarch64] Change two function declaration types adds edbfddd280e Fix 64-bit addition in prologue. adds e68b4984894 2019-05-24 Richard Biener <rguenther(a)suse.de> adds c9d1fc4379f * Makefile.am (BUILDTESTS): Remove test_elf, add test_elf_ [...] adds 6c35f2e2ab9 Fix broken shared_ptr test adds aacb106ba1d Revert "* gimplify.c (gimplify_cond_expr): Don't check TREE [...] adds 888936c650a GCN: Wait for exit value to write before exiting. adds 62ff07d41c4 Fix std::midpoint(T*, T*) for reversed arguments adds 9a1d892bb10 * tree-core.h (enum omp_clause_code): Add OMP_CLAUSE__COND [...] adds cefe37d72e5 PR target/90530 * config/pa/pa.c (pa_can_change_mode_clas [...] adds 626310900ad Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 101 +++++++ gcc/DATESTAMP | 2 +- gcc/common/config/aarch64/aarch64-common.c | 2 +- gcc/config/aarch64/aarch64-protos.h | 5 +- gcc/config/gcn/gcn-run.c | 5 +- gcc/config/gcn/gcn.c | 6 +- gcc/config/gcn/gcn.md | 4 +- gcc/config/i386/x86-tune-sched.c | 61 +++-- gcc/config/pa/pa.c | 7 +- gcc/config/pa/pa.md | 8 +- gcc/gimplify.c | 105 +++++--- gcc/omp-expand.c | 300 ++++++++++++++++++--- gcc/omp-general.c | 6 + gcc/omp-general.h | 1 + gcc/omp-low.c | 188 +++++++++++-- gcc/testsuite/ChangeLog | 19 ++ .../c-c++-common/gomp/lastprivate-conditional-2.c | 2 +- .../c-c++-common/gomp/lastprivate-conditional-3.c | 26 ++ gcc/testsuite/gcc.dg/cdce1.c | 8 +- gcc/testsuite/gcc.dg/cdce2.c | 8 +- gcc/testsuite/gcc.dg/pr53265.c | 3 +- gcc/testsuite/gcc.dg/tree-ssa/ldist-37.c | 10 + gcc/testsuite/gcc.dg/tree-ssa/ldist-38.c | 10 + gcc/tree-core.h | 3 + gcc/tree-loop-distribution.c | 7 + gcc/tree-nested.c | 2 + gcc/tree-pretty-print.c | 3 + gcc/tree.c | 3 + gcc/tree.h | 2 +- libbacktrace/ChangeLog | 6 + libbacktrace/Makefile.am | 20 +- libbacktrace/Makefile.in | 74 +++-- libgomp/ChangeLog | 20 ++ libgomp/oacc-cuda.c | 1 - libgomp/oacc-host.c | 1 - libgomp/oacc-mem.c | 2 - libgomp/plugin/plugin-hsa.c | 27 +- libgomp/plugin/plugin-nvptx.c | 2 +- libgomp/target.c | 1 - .../lastprivate-conditional-1.c | 144 ++++++++++ .../lastprivate-conditional-2.c | 171 ++++++++++++ libstdc++-v3/ChangeLog | 9 + libstdc++-v3/include/std/numeric | 2 +- .../20_util/shared_ptr/cons/alias-rval.cc | 20 +- .../testsuite/20_util/shared_ptr/cons/alias.cc | 2 - .../testsuite/26_numerics/midpoint/pointer.cc | 2 +- 46 files changed, 1209 insertions(+), 202 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/gomp/lastprivate-conditional-3.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ldist-37.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ldist-38.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/lastprivate-conditional-1.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/lastprivate-conditional-2.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig updated (04bdff6a76 -> b3811e90dc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig in repository toolchain/ci/binutils-gdb. from 04bdff6a76 PowerPC notoc linkage stubs adds 5a01c34c62 [gdb/testsuite] Add test-case for gdb-add-index.sh adds 405b5bd86f Regen POTFILES for bpf adds 2301ed1c9a aarch64: add STO_AARCH64_VARIANT_PCS and DT_AARCH64_VARIANT_PCS adds f166ae0188 aarch64: handle .variant_pcs directive in gas adds 0b4eac57c4 aarch64: override default elf .set handling in gas adds 823710d585 aarch64: handle STO_AARCH64_VARIANT_PCS in bfd adds b3811e90dc Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 ++++ bfd/elfnn-aarch64.c | 41 +++++++++++++ bfd/po/SRC-POTFILES.in | 2 + bfd/version.h | 2 +- binutils/ChangeLog | 6 ++ binutils/readelf.c | 20 +++++++ gas/ChangeLog | 21 +++++++ gas/config/tc-aarch64.c | 55 ++++++++++++++++++ gas/config/tc-aarch64.h | 6 ++ gas/doc/c-aarch64.texi | 6 ++ gas/po/POTFILES.in | 2 + gas/testsuite/gas/aarch64/symbol-variant_pcs-1.d | 10 ++++ gas/testsuite/gas/aarch64/symbol-variant_pcs-1.s | 8 +++ gas/testsuite/gas/aarch64/symbol-variant_pcs-2.d | 9 +++ gas/testsuite/gas/aarch64/symbol-variant_pcs-2.s | 4 ++ gas/testsuite/gas/aarch64/symbol-variant_pcs-3.d | 12 ++++ gas/testsuite/gas/aarch64/symbol-variant_pcs-3.s | 20 +++++++ gdb/testsuite/ChangeLog | 4 ++ gdb/testsuite/gdb.dwarf2/gdb-add-index.exp | 74 ++++++++++++++++++++++++ include/ChangeLog | 5 ++ include/elf/aarch64.h | 5 ++ ld/ChangeLog | 14 +++++ ld/po/BLD-POTFILES.in | 1 + ld/testsuite/ld-aarch64/aarch64-elf.exp | 4 ++ ld/testsuite/ld-aarch64/variant_pcs-1.s | 59 +++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-2.s | 47 +++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-now.d | 68 ++++++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-r.d | 60 +++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs-shared.d | 68 ++++++++++++++++++++++ ld/testsuite/ld-aarch64/variant_pcs.ld | 23 ++++++++ opcodes/ChangeLog | 4 ++ opcodes/po/POTFILES.in | 7 +++ 32 files changed, 678 insertions(+), 1 deletion(-) create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-1.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-1.s create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-2.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-2.s create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-3.d create mode 100644 gas/testsuite/gas/aarch64/symbol-variant_pcs-3.s create mode 100644 gdb/testsuite/gdb.dwarf2/gdb-add-index.exp create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-1.s create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-2.s create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-now.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-r.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs-shared.d create mode 100644 ld/testsuite/ld-aarch64/variant_pcs.ld -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig updated (893df6ec8 -> 5b95e25c5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 893df6ec8 0: update: binutils-gcc-linux: boot new 5b95e25c5 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (893df6ec8) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 92 +- 03-build_abe-binutils/console.log | 10956 ++++++++------- 04-build_abe-stage1/console.log | 15038 ++++++++++---------- 05-build_linux/console.log | 896 +- 06-boot_linux/console.log | 4 +- console.log | 27152 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 27136 insertions(+), 27180 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig updated (7d6228df0f1 -> 55c11b26a07)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig in repository toolchain/ci/gcc. from 7d6228df0f1 Daily bump. adds 07924d006bb Backport r271548 adds 7c82e65cda1 PR target/90530 * config/pa/pa.c (pa_can_change_mode_clas [...] adds 55c11b26a07 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 17 +++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/pa/pa.c | 7 ++++--- gcc/config/pa/pa.md | 8 ++++---- gcc/gimplify.c | 1 + gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/g++.dg/asan/pr90570.C | 18 ++++++++++++++++++ 7 files changed, 53 insertions(+), 8 deletions(-) create mode 100644 gcc/testsuite/g++.dg/asan/pr90570.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig updated (40f4d1e510 -> 43660fcf54)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig in repository toolchain/ci/binutils-gdb. from 40f4d1e510 Automatic date update in version.in adds 43660fcf54 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig updated (5c84872de -> 7821c7abd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 5c84872de 0: update: binutils-gcc-linux: all new 7821c7abd 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (5c84872de) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 160 +- 02-prepare_abe/console.log | 434 +- 03-build_abe-binutils/console.log | 10060 ++++++------- 04-build_abe-stage1/console.log | 17219 +++++++++++----------- 05-build_linux/console.log | 638 +- 06-boot_linux/console.log | 2 +- console.log | 28451 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 28483 insertions(+), 28493 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (b087129b5d3 -> 46e5052b8e2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/llvm-project. from b087129b5d3 [clang-tidy] Add option "LiteralInitializers" to cppcoregui [...] adds 8ac0bc9832a DWARFContext: Make loading of sections thread-safe adds f750842c8b3 DWARF: Implement DW_AT_signature lookup for type unit support adds 937af54666c [ARM] ARMExpandPseudoInsts: add debug messages adds d63a2bb35fb [DSE] Bugfix to avoid PartialStoreMerging involving non byt [...] adds c1b482f2a5d [mips] Always check that `shift and add` optimization is ef [...] adds 3d7a057b0d1 CodeGen: factor out swifterror value tracking. adds 3b2157aeed8 GlobalISel: support swifterror attribute on AArch64. adds d9bb7b69abe [AArch64][SVE2] Asm: fix overlapping bit adds 119c31ad937 StructurizeCFG: Relax uniformity checks. adds 6bca64fe5e9 [AArch64][SVE2] Asm: add saturating add/sub instructions adds 968cb0e0499 [AArch64][SVE2] Asm: add various bitwise shift instructions adds b4771425f53 Use the DataLayout::typeSizeEqualsStoreSize helper. NFC adds 7f1ff68a165 [ELF] Deleted unused forward declarations. NFC adds 8bcea9daaa6 [AArch64][SVE2] Asm: add integer add/sub long/wide instructions adds c472f7b010d Fix sphinx "Malformed option description" warning adds 7d4a67852da [ELF] Fix a doc typo. NFC adds 1a0312ca0b2 [FuncUnwinders] Use "symbol file" unwind plans for unwinding adds 980f7605156 [AArch64][SVE2] Asm: add PMULLB/PMULLT instructions adds 95b8d9bbf85 [SelectionDAG] computeKnownBits - support constant pool val [...] adds 8654b8c55b5 [llvm-objdump][test] Fix for spurious matches against file paths adds 5f04f002820 [AArch64][SVE2] Asm: support SVE2 Accumulate Group adds cabab29af2d [CodeComplete] Filter override completions by function name adds adb1d74bf9e [AArch64][SVE2] Asm: support SVE2 Narrowing Group adds 0f748e6e9b9 [clangd] Limit the size of synthesized fix message adds e4f01ec50c4 [llvm-readobj][mips] Align GOT columns headers properly in [...] adds b3e58df80c5 [AArch64][SVE2] Asm: support SVE2 String Processing Group adds f2d5b7a4fa0 Made cppcoreguidelines-pro-type-member-init-use-assignment [...] adds b7f2a2b4c0e Make cppcoreguidelines-pro-type-member-init-use-assignment. [...] adds f835fcf412c [llvm-readelf] - Allow dumping of the .dynamic section even [...] adds 33bee053c39 Revert r361630 "[llvm-readelf] - Allow dumping of the .dyna [...] adds 522307fa40d [PowerPC] Remove CRBits Copy Of Unset/set CBit adds 8362cbe13b3 [llvm-readobj] Implement GNU-style output for dynamic table adds 74de6203efd [LLD][COFF] Implement /filealign parameter adds 35be7ff80c1 [WebAssembly] Add support for -emit-relocs adds 7991b682848 [lld] Trace all references with lld --trace-symbol adds 21977d8e29f [MCA] Zero-initialize field CRD in InstructionBase. Also ru [...] adds e1947b84c12 Revert "[OPENMP][NVPTX]Fix barriers and parallel level coun [...] adds a5ca34e6b3c [WebAssebmly] Add support for --wrap adds c0ea5b2d514 gn build: Merge r361607 adds aa7754cc903 [OpenCL] Add support for the cl_arm_integer_dot_product extensions adds c1cc8d0eca4 [llvm-objcopy] - Strip undefined symbols if they are no lon [...] adds fab7205ac45 [LibTooling] Add Explanation parameter to `makeRule`. adds dffedea0148 [AMDGPU] Divergence driven ISel. Assign register class for [...] adds 47fd4f06c55 [CodeComplete] Add whitespace around braces in lambda completions adds 07745a131fa [CMake] Fix issues building runtimes adds 5b33554319c [clang-tidy] In TransformerClangTidyCheck, require Explanat [...] adds 6f7734a1255 [LoopVectorize] update test to be independent of instcombine; NFC adds 0ff901fba0a AMDGPU: Boost inline threshold with addrspacecasted alloca [...] adds 468724eed29 [ASTImporter] Call to HandleNameConflict in VisitRecordDecl [...] adds cebce0d49a9 [WebAssembly] Use "linker" as linker shortname. adds 4105882b87e Add support for dumping Objective C AST declaration nodes to JSON. adds 21efe2afed7 [NewPassManager] Add tuning option: LoopUnrolling [clang-change] adds 3d59e388ca2 AMDGPU: Activate all lanes when spilling CSR VGPR for SGPR spills adds 56bee1a90a7 [COFF] Replace OutputSection* with uint16_t index in Chunk adds 93d2c8a646c [OpenMP] Add test for requires and unified shared memory cl [...] adds 9f7bd71cf58 [ARM] additionally check for ARM::INLINEASM_BR w/ ARM::INLINEASM adds fa643d70714 Add JSON dumping tests for ObjC statements; add support for [...] adds 33bc64202b3 [AArch64] check for INLINEASM_BR along w/ INLINEASM adds 4934f95000d Adding an explicit triple to this test to appease build bots. adds 3e8b9d4a57c [cmake] Remove old unused version of FindZ3.cmake from clang [NFC] adds 0cdc5dddca0 [Analyzer] Checker for non-determinism caused by iteration [...] adds 56503865ed4 [GlobalISel][AArch64] Improve register bank mappings for G_SELECT adds 96f02a8db84 [Process] Clean up some logic around LanguageRuntimes adds a431dd7ae7d [COFF] De-virtualize Chunk and SectionChunk adds 5c3b1fd9ef8 Refactor use-marking to better match standard terminology. [...] adds 8e1d921bb37 Implement call lowering without parameters on AIX adds de47d66191e Default arguments are potentially constant evaluated. adds 0da8160df35 [dwarfdump] Add flag to limit the number of parents DIEs adds 7c67dec9b80 [DWARFExpression] Remove commented-out code (NFC) adds b77a60ce40d [Target] Make Processes' GetLanguageRuntime non-virtual adds b4c756dc1cd Mark tests as x86. adds 6aad81cd960 Cleanup fixed form sizes. adds 78a6ae738c1 Revert Xcode scheme changes from 361675 adds bede937b167 [GlobalISel][AArch64] NFC: Factor out HasFPConstraints into [...] adds 59f959ff333 [WebAssembly] Relax signature checking for undefined functi [...] adds 97d668d70f5 [GlobalISel][AArch64] Make FP constraint checks consider po [...] adds fd42079255d Fix crash deserializing a CUDAKernelCallExpr with a +Assert [...] adds 192a7474d6b [CFG] Add branch to skip vbase inits when they're handled b [...] adds ef0aab3138a [analyzer] Add a prunable note for skipping vbase inits in [...] adds a17564c2f1d llvm-dwarfdump: Don't error on mixed units using/not using [...] adds bab1d8edcf4 Rename clangToolingRefactor to clangToolingRefactoring for [...] adds a846427ad0a Revert "[Analysis] Link library dependencies to Analysis plugins" adds 0353e5a6cdc Permit static local structured bindings to be named from ar [...] adds e6e038c3222 [clangd] tweaks: Add clangBasic dependency to LINK_LIBS adds 3b937374469 Revert r361644, "[AMDGPU] Divergence driven ISel. Assign re [...] adds af6c9df1638 [X86][llvm-mca] Add zero idiom tests for Intel CPUs. NFC adds 4b08fcdeb13 [X86] Add zero idioms to the haswell, broadwell, and skylak [...] adds 46e5052b8e2 [X86FixupLEAs] Turn optIncDec into a generic two address LE [...] No new revisions were added by this update. Summary of changes: .../clang-apply-replacements/CMakeLists.txt | 2 +- .../clang-apply-replacements/tool/CMakeLists.txt | 2 +- clang-tools-extra/clang-tidy/utils/CMakeLists.txt | 2 +- .../clang-tidy/utils/TransformerClangTidyCheck.cpp | 25 +- .../clang-tidy/utils/TransformerClangTidyCheck.h | 10 +- clang-tools-extra/clangd/CMakeLists.txt | 2 +- clang-tools-extra/clangd/Diagnostics.cpp | 38 +- .../clangd/refactor/tweaks/CMakeLists.txt | 1 + .../clangd/unittests/CodeCompleteTests.cpp | 14 +- .../clangd/unittests/DiagnosticsTests.cpp | 32 +- .../cppcoreguidelines-pro-type-member-init.rst | 2 +- ...delines-pro-type-member-init-use-assignment.cpp | 2 +- clang-tools-extra/tool-template/CMakeLists.txt | 2 +- .../clang-apply-replacements/CMakeLists.txt | 2 +- .../unittests/clang-tidy/CMakeLists.txt | 2 +- .../clang-tidy/TransformerClangTidyCheckTest.cpp | 15 +- clang/cmake/modules/FindZ3.cmake | 0 clang/docs/analyzer/checkers.rst | 18 +- clang/include/clang/AST/DeclCXX.h | 12 + clang/include/clang/AST/ExprCXX.h | 16 +- clang/include/clang/AST/JSONNodeDumper.h | 14 + clang/include/clang/Analysis/AnalysisDeclContext.h | 1 + clang/include/clang/Analysis/CFG.h | 23 +- clang/include/clang/Basic/OpenCLExtensions.def | 6 + .../clang/StaticAnalyzer/Checkers/Checkers.td | 4 + .../StaticAnalyzer/Core/BugReporter/BugReporter.h | 10 +- .../StaticAnalyzer/Core/PathSensitive/CoreEngine.h | 9 + .../StaticAnalyzer/Core/PathSensitive/ExprEngine.h | 4 +- .../clang/Tooling/Refactoring/Transformer.h | 8 +- clang/lib/AST/ASTImporter.cpp | 2 +- clang/lib/AST/DeclCXX.cpp | 6 + clang/lib/AST/JSONNodeDumper.cpp | 166 +- clang/lib/Analysis/AnalysisDeclContext.cpp | 3 +- clang/lib/Analysis/CFG.cpp | 38 +- clang/lib/CodeGen/BackendUtil.cpp | 1 + clang/lib/Driver/ToolChains/WebAssembly.cpp | 7 - clang/lib/Driver/ToolChains/WebAssembly.h | 7 +- clang/lib/Headers/opencl-c.h | 28 + clang/lib/Sema/SemaCodeComplete.cpp | 50 +- clang/lib/Sema/SemaExpr.cpp | 412 +++-- clang/lib/Serialization/ASTReaderDecl.cpp | 4 +- clang/lib/Serialization/ASTReaderStmt.cpp | 2 +- clang/lib/StaticAnalyzer/Checkers/CMakeLists.txt | 1 + .../Checkers/PointerIterationChecker.cpp | 100 ++ clang/lib/StaticAnalyzer/Core/AnalysisManager.cpp | 4 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 4 +- clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 47 + clang/lib/StaticAnalyzer/Core/ExprEngineCXX.cpp | 27 +- clang/lib/StaticAnalyzer/Core/PathDiagnostic.cpp | 10 +- clang/lib/Tooling/Refactoring/CMakeLists.txt | 2 +- clang/lib/Tooling/Refactoring/Transformer.cpp | 8 +- clang/test/AST/ast-dump-decl-json.m | 1704 ++++++++++++++++++++ clang/test/AST/ast-dump-stmt-json.m | 719 +++++++++ .../Analysis/Inputs/system-header-simulator-cxx.h | 61 + clang/test/Analysis/diagnostics/initializer.cpp | 44 + clang/test/Analysis/initializer.cpp | 91 ++ clang/test/Analysis/initializers-cfg-output.cpp | 152 +- .../CheckerDependencyHandling/CMakeLists.txt | 3 +- .../plugins/CheckerOptionHandling/CMakeLists.txt | 3 +- .../Analysis/plugins/SampleAnalyzer/CMakeLists.txt | 3 +- clang/test/Analysis/ptr-iter.cpp | 28 + clang/test/CodeCompletion/lambdas.cpp | 10 +- clang/test/CodeCompletion/overrides.cpp | 12 +- clang/test/CodeGen/loop-unroll.c | 56 + clang/test/CodeGen/loop-vectorize.c | 1 + clang/test/CodeGenCXX/cxx1z-decomposition.cpp | 12 +- .../test/CodeGenOpenCL/arm-integer-dot-product.cl | 38 + ...nvptx_target_requires_unified_shared_memory.cpp | 67 + clang/test/SemaCXX/cxx1z-decomposition.cpp | 9 +- clang/test/SemaCXX/default1.cpp | 18 + clang/test/SemaOpenCL/arm-integer-dot-product.cl | 43 + clang/tools/clang-refactor/CMakeLists.txt | 2 +- clang/tools/clang-rename/CMakeLists.txt | 2 +- clang/unittests/Rename/CMakeLists.txt | 2 +- clang/unittests/Tooling/CMakeLists.txt | 2 +- clang/unittests/Tooling/TransformerTest.cpp | 3 +- clang/www/analyzer/alpha_checks.html | 18 + lld/COFF/Chunks.cpp | 16 +- lld/COFF/Chunks.h | 196 ++- lld/COFF/Config.h | 1 + lld/COFF/DLL.cpp | 33 +- lld/COFF/Driver.cpp | 7 + lld/COFF/Options.td | 1 + lld/COFF/PDB.cpp | 2 +- lld/COFF/Writer.cpp | 63 +- lld/ELF/Driver.cpp | 2 +- lld/ELF/InputFiles.h | 2 +- lld/ELF/LinkerScript.h | 1 - lld/ELF/MarkLive.cpp | 2 +- lld/ELF/SymbolTable.h | 8 - lld/ELF/Symbols.cpp | 5 +- lld/ELF/Symbols.h | 2 +- lld/include/lld/Common/LLVM.h | 2 + lld/test/COFF/filealign.test | 51 + lld/test/COFF/strtab-size.s | 2 +- lld/test/ELF/ppc64-dynamic-relocations.s | 2 +- lld/test/ELF/trace-symbols.s | 7 +- lld/test/wasm/emit-relocs.ll | 39 + lld/test/wasm/signature-mismatch-unknown.ll | 19 + lld/test/wasm/trace-symbol.ll | 19 +- lld/test/wasm/wrap.ll | 40 + lld/wasm/Config.h | 1 + lld/wasm/Driver.cpp | 86 + lld/wasm/InputFiles.cpp | 34 +- lld/wasm/InputFiles.h | 11 +- lld/wasm/LTO.cpp | 5 + lld/wasm/Options.td | 5 + lld/wasm/SymbolTable.cpp | 36 +- lld/wasm/SymbolTable.h | 18 +- lld/wasm/Symbols.cpp | 13 +- lld/wasm/Symbols.h | 17 +- lld/wasm/SyntheticSections.h | 4 +- lld/wasm/Writer.cpp | 10 +- lldb/include/lldb/Symbol/FuncUnwinders.h | 2 +- lldb/include/lldb/Target/Process.h | 9 +- .../Breakpad/Inputs/unwind-via-stack-cfi.syms | 6 + .../Breakpad/Inputs/unwind-via-stack-cfi.yaml | 43 + .../lit/SymbolFile/Breakpad/stack-cfi-parsing.test | 4 + .../SymbolFile/Breakpad/unwind-via-stack-cfi.test | 20 + .../SymbolFile/DWARF/Inputs/debug-types-basic.cpp | 10 +- .../DWARF/Inputs/debug-types-expressions.cpp | 8 + lldb/lit/SymbolFile/DWARF/debug-types-basic.test | 8 + .../SymbolFile/DWARF/debug-types-expressions.test | 15 + .../DWARF/debug-types-missing-signature.test | 26 + .../SymbolFile/DWARF/debug-types-signature-loop.s | 115 ++ .../SymbolFile/DWARF/parallel-indexing-stress.s | 82 + lldb/source/Commands/CommandObjectTarget.cpp | 2 +- lldb/source/Expression/DWARFExpression.cpp | 119 -- .../Process/Utility/RegisterContextLLDB.cpp | 14 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 32 +- .../Plugins/SymbolFile/DWARF/DWARFBaseDIE.cpp | 6 +- .../Plugins/SymbolFile/DWARF/DWARFContext.cpp | 56 +- .../source/Plugins/SymbolFile/DWARF/DWARFContext.h | 31 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfo.cpp | 35 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfo.h | 6 + .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 21 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfoEntry.h | 2 - .../Plugins/SymbolFile/DWARF/DWARFFormValue.cpp | 147 +- .../Plugins/SymbolFile/DWARF/DWARFFormValue.h | 23 +- .../Plugins/SymbolFile/DWARF/DWARFTypeUnit.cpp | 1 - .../Plugins/SymbolFile/DWARF/DWARFTypeUnit.h | 8 + lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 23 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.h | 10 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 9 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.h | 1 - .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 25 +- lldb/source/Symbol/FuncUnwinders.cpp | 7 +- lldb/source/Target/Process.cpp | 17 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 10 +- llvm/include/llvm/CodeGen/FunctionLoweringInfo.h | 42 - .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 56 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 3 + llvm/include/llvm/CodeGen/SelectionDAGISel.h | 2 + .../include/llvm/CodeGen/SwiftErrorValueTracking.h | 109 ++ llvm/include/llvm/CodeGen/TargetLowering.h | 4 + llvm/include/llvm/DebugInfo/DIContext.h | 15 +- llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 7 +- llvm/include/llvm/IR/DataLayout.h | 8 + llvm/include/llvm/MCA/Instruction.h | 7 +- llvm/lib/CodeGen/CMakeLists.txt | 1 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 5 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 14 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 89 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 2 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 50 - llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 55 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 36 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 10 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 278 +--- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 12 + llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 312 ++++ llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 9 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 10 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 115 +- llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 16 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 14 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 7 +- .../lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 144 +- llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h | 12 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 145 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 296 +++- llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 7 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 92 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 20 +- llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp | 18 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 57 +- llvm/lib/Target/PowerPC/P9InstrResources.td | 2 +- llvm/lib/Target/PowerPC/PPCCallingConv.td | 14 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 4 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 98 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 11 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 2 + llvm/lib/Target/PowerPC/PPCInstrInfo.td | 8 + llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 4 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 3 +- llvm/lib/Target/TargetMachine.cpp | 5 + llvm/lib/Target/X86/X86FixupLEAs.cpp | 154 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 16 +- llvm/lib/Target/X86/X86ISelLowering.h | 2 + llvm/lib/Target/X86/X86SchedBroadwell.td | 87 +- llvm/lib/Target/X86/X86SchedHaswell.td | 87 +- llvm/lib/Target/X86/X86SchedSandyBridge.td | 20 +- llvm/lib/Target/X86/X86SchedSkylakeClient.td | 100 +- llvm/lib/Target/X86/X86SchedSkylakeServer.td | 119 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 2 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 5 + llvm/lib/Transforms/Scalar/SROA.cpp | 6 +- llvm/lib/Transforms/Scalar/Scalarizer.cpp | 3 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 33 +- llvm/runtimes/CMakeLists.txt | 8 +- .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 21 +- .../AArch64/GlobalISel/regbank-fp-use-def.mir | 104 ++ .../CodeGen/AArch64/GlobalISel/regbank-select.mir | 130 ++ llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll | 518 ++++++ llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 2 +- .../CodeGen/AMDGPU/call-preserved-registers.ll | 8 +- llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 26 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 2 +- .../AMDGPU/cross-block-use-is-not-abi-copy.ll | 34 +- llvm/test/CodeGen/AMDGPU/nested-calls.ll | 12 +- llvm/test/CodeGen/AMDGPU/sibling-call.ll | 13 +- llvm/test/CodeGen/Mips/const-mult.ll | 311 +--- llvm/test/CodeGen/PowerPC/knowCRBitSpill.ll | 14 +- .../CodeGen/PowerPC/remove-copy-crunsetcrbit.mir | 178 ++ llvm/test/CodeGen/PowerPC/test_call_aix.ll | 40 + llvm/test/CodeGen/X86/GlobalISel/add-ext.ll | 12 +- llvm/test/CodeGen/X86/GlobalISel/callingconv.ll | 2 +- llvm/test/CodeGen/X86/GlobalISel/gep.ll | 14 +- llvm/test/CodeGen/X86/GlobalISel/memop-scalar.ll | 2 +- llvm/test/CodeGen/X86/MergeConsecutiveStores.ll | 4 +- llvm/test/CodeGen/X86/atomic-unordered.ll | 2 +- llvm/test/CodeGen/X86/avx512-vec-cmp.ll | 5 +- .../CodeGen/X86/avx512vl-intrinsics-upgrade.ll | 12 +- llvm/test/CodeGen/X86/bitreverse.ll | 22 +- llvm/test/CodeGen/X86/bswap_tree2.ll | 2 +- llvm/test/CodeGen/X86/bypass-slow-division-32.ll | 2 +- llvm/test/CodeGen/X86/combine-bitreverse.ll | 18 +- llvm/test/CodeGen/X86/combine-shl.ll | 11 +- llvm/test/CodeGen/X86/combine-srem.ll | 2 +- llvm/test/CodeGen/X86/dagcombine-shifts.ll | 4 +- llvm/test/CodeGen/X86/fixup-bw-copy.ll | 2 +- llvm/test/CodeGen/X86/fixup-lea.ll | 4 +- llvm/test/CodeGen/X86/imul.ll | 10 +- llvm/test/CodeGen/X86/leaFixup32.mir | 2 +- llvm/test/CodeGen/X86/leaFixup64.mir | 4 +- llvm/test/CodeGen/X86/movmsk-cmp.ll | 16 - llvm/test/CodeGen/X86/mul-constant-i16.ll | 2 +- llvm/test/CodeGen/X86/mul-constant-i32.ll | 4 +- llvm/test/CodeGen/X86/mul-constant-i64.ll | 26 +- llvm/test/CodeGen/X86/mul-constant-i8.ll | 2 +- llvm/test/CodeGen/X86/popcnt.ll | 6 +- llvm/test/CodeGen/X86/ragreedy-hoist-spill.ll | 2 +- llvm/test/CodeGen/X86/reverse_branches.ll | 2 +- llvm/test/CodeGen/X86/rotate-extract.ll | 4 +- llvm/test/CodeGen/X86/sat-add.ll | 6 +- llvm/test/CodeGen/X86/twoaddr-lea.ll | 2 +- llvm/test/CodeGen/X86/vector-bitreverse.ll | 557 +++---- llvm/test/CodeGen/X86/vector-pcmp.ll | 3 +- llvm/test/CodeGen/X86/vector-reduce-mul-widen.ll | 1147 ++++++------- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 1122 +++++-------- llvm/test/CodeGen/X86/vector-shift-lshr-sub128.ll | 24 +- llvm/test/CodeGen/X86/vector-zext.ll | 2 - llvm/test/CodeGen/X86/win_coreclr_chkstk.ll | 2 +- .../X86/dwarfdump-str-offsets-invalid-1.s | 37 - .../X86/dwarfdump-str-offsets-invalid-2.s | 39 - .../X86/dwarfdump-str-offsets-invalid-3.s | 93 -- .../X86/dwarfdump-str-offsets-invalid-4.s | 56 - .../X86/dwarfdump-str-offsets-invalid-6.s | 4 +- .../DebugInfo/X86/dwarfdump-str-offsets-invalid.s | 154 ++ llvm/test/DebugInfo/X86/dwarfdump-str-offsets.s | 21 + llvm/test/MC/AArch64/SVE2/adclb-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/adclb.s | 36 + llvm/test/MC/AArch64/SVE2/adclt-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/adclt.s | 36 + llvm/test/MC/AArch64/SVE2/addhnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/addhnb.s | 27 + llvm/test/MC/AArch64/SVE2/addhnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/addhnt.s | 27 + llvm/test/MC/AArch64/SVE2/cadd-diagnostics.s | 38 + llvm/test/MC/AArch64/SVE2/cadd.s | 72 + llvm/test/MC/AArch64/SVE2/match-diagnostics.s | 61 + llvm/test/MC/AArch64/SVE2/match.s | 32 + llvm/test/MC/AArch64/SVE2/nmatch-diagnostics.s | 61 + llvm/test/MC/AArch64/SVE2/nmatch.s | 32 + llvm/test/MC/AArch64/SVE2/pmullb-128-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/pmullb-128.s | 15 + llvm/test/MC/AArch64/SVE2/pmullb-diagnostics.s | 45 + llvm/test/MC/AArch64/SVE2/pmullb.s | 21 + llvm/test/MC/AArch64/SVE2/pmullt-128-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/pmullt-128.s | 15 + llvm/test/MC/AArch64/SVE2/pmullt-diagnostics.s | 45 + llvm/test/MC/AArch64/SVE2/pmullt.s | 21 + llvm/test/MC/AArch64/SVE2/raddhnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/raddhnb.s | 27 + llvm/test/MC/AArch64/SVE2/raddhnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/raddhnt.s | 27 + llvm/test/MC/AArch64/SVE2/rshrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/rshrnb.s | 44 + llvm/test/MC/AArch64/SVE2/rshrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/rshrnt.s | 44 + llvm/test/MC/AArch64/SVE2/rsubhnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/rsubhnb.s | 27 + llvm/test/MC/AArch64/SVE2/rsubhnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/rsubhnt.s | 27 + llvm/test/MC/AArch64/SVE2/saba-diagnostics.s | 20 + llvm/test/MC/AArch64/SVE2/saba.s | 48 + llvm/test/MC/AArch64/SVE2/sabalb-diagnostics.s | 34 + llvm/test/MC/AArch64/SVE2/sabalb.s | 43 + llvm/test/MC/AArch64/SVE2/sabalt-diagnostics.s | 34 + llvm/test/MC/AArch64/SVE2/sabalt.s | 43 + llvm/test/MC/AArch64/SVE2/sabdlb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sabdlb.s | 27 + llvm/test/MC/AArch64/SVE2/sabdlt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sabdlt.s | 27 + llvm/test/MC/AArch64/SVE2/saddlb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/saddlb.s | 27 + llvm/test/MC/AArch64/SVE2/saddlt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/saddlt.s | 27 + llvm/test/MC/AArch64/SVE2/saddwb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/saddwb.s | 27 + llvm/test/MC/AArch64/SVE2/saddwt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/saddwt.s | 27 + llvm/test/MC/AArch64/SVE2/sbclb-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/sbclb.s | 36 + llvm/test/MC/AArch64/SVE2/sbclt-diagnostics.s | 25 + llvm/test/MC/AArch64/SVE2/sbclt.s | 36 + llvm/test/MC/AArch64/SVE2/shrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/shrnb.s | 44 + llvm/test/MC/AArch64/SVE2/shrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/shrnt.s | 44 + llvm/test/MC/AArch64/SVE2/sli-diagnostics.s | 59 + llvm/test/MC/AArch64/SVE2/sli.s | 56 + llvm/test/MC/AArch64/SVE2/sqadd-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqadd.s | 59 + llvm/test/MC/AArch64/SVE2/sqcadd-diagnostics.s | 38 + llvm/test/MC/AArch64/SVE2/sqcadd.s | 72 + llvm/test/MC/AArch64/SVE2/sqrshl-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqrshl.s | 59 + llvm/test/MC/AArch64/SVE2/sqrshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqrshlr.s | 59 + llvm/test/MC/AArch64/SVE2/sqrshrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqrshrnb.s | 44 + llvm/test/MC/AArch64/SVE2/sqrshrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqrshrnt.s | 44 + llvm/test/MC/AArch64/SVE2/sqrshrunb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqrshrunb.s | 44 + llvm/test/MC/AArch64/SVE2/sqrshrunt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqrshrunt.s | 44 + llvm/test/MC/AArch64/SVE2/sqshl-diagnostics.s | 98 ++ llvm/test/MC/AArch64/SVE2/sqshl.s | 131 ++ llvm/test/MC/AArch64/SVE2/sqshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqshlr.s | 59 + llvm/test/MC/AArch64/SVE2/sqshlu-diagnostics.s | 78 + llvm/test/MC/AArch64/SVE2/sqshlu.s | 83 + llvm/test/MC/AArch64/SVE2/sqshrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqshrnb.s | 44 + llvm/test/MC/AArch64/SVE2/sqshrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqshrnt.s | 44 + llvm/test/MC/AArch64/SVE2/sqshrunb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqshrunb.s | 44 + llvm/test/MC/AArch64/SVE2/sqshrunt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/sqshrunt.s | 44 + llvm/test/MC/AArch64/SVE2/sqsub-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqsub.s | 59 + llvm/test/MC/AArch64/SVE2/sqsubr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/sqsubr.s | 59 + llvm/test/MC/AArch64/SVE2/sqxtnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sqxtnb.s | 27 + llvm/test/MC/AArch64/SVE2/sqxtnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sqxtnt.s | 27 + llvm/test/MC/AArch64/SVE2/sqxtunb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sqxtunb.s | 27 + llvm/test/MC/AArch64/SVE2/sqxtunt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/sqxtunt.s | 27 + llvm/test/MC/AArch64/SVE2/sri-diagnostics.s | 60 + llvm/test/MC/AArch64/SVE2/sri.s | 56 + llvm/test/MC/AArch64/SVE2/srshl-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/srshl.s | 59 + llvm/test/MC/AArch64/SVE2/srshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/srshlr.s | 59 + llvm/test/MC/AArch64/SVE2/srshr-diagnostics.s | 78 + llvm/test/MC/AArch64/SVE2/srshr.s | 84 + llvm/test/MC/AArch64/SVE2/srsra-diagnostics.s | 60 + llvm/test/MC/AArch64/SVE2/srsra.s | 72 + llvm/test/MC/AArch64/SVE2/ssra-diagnostics.s | 60 + llvm/test/MC/AArch64/SVE2/ssra.s | 72 + llvm/test/MC/AArch64/SVE2/ssublb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/ssublb.s | 27 + llvm/test/MC/AArch64/SVE2/ssublt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/ssublt.s | 27 + llvm/test/MC/AArch64/SVE2/ssubwb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/ssubwb.s | 27 + llvm/test/MC/AArch64/SVE2/ssubwt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/ssubwt.s | 27 + llvm/test/MC/AArch64/SVE2/subhnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/subhnb.s | 27 + llvm/test/MC/AArch64/SVE2/subhnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/subhnt.s | 27 + llvm/test/MC/AArch64/SVE2/suqadd-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/suqadd.s | 59 + llvm/test/MC/AArch64/SVE2/uaba-diagnostics.s | 20 + llvm/test/MC/AArch64/SVE2/uaba.s | 48 + llvm/test/MC/AArch64/SVE2/uabalb-diagnostics.s | 34 + llvm/test/MC/AArch64/SVE2/uabalb.s | 43 + llvm/test/MC/AArch64/SVE2/uabalt-diagnostics.s | 34 + llvm/test/MC/AArch64/SVE2/uabalt.s | 43 + llvm/test/MC/AArch64/SVE2/uabdlb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uabdlb.s | 27 + llvm/test/MC/AArch64/SVE2/uabdlt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uabdlt.s | 27 + llvm/test/MC/AArch64/SVE2/uaddlb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uaddlb.s | 27 + llvm/test/MC/AArch64/SVE2/uaddlt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uaddlt.s | 27 + llvm/test/MC/AArch64/SVE2/uaddwb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uaddwb.s | 27 + llvm/test/MC/AArch64/SVE2/uaddwt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uaddwt.s | 27 + llvm/test/MC/AArch64/SVE2/uqadd-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqadd.s | 59 + llvm/test/MC/AArch64/SVE2/uqrshl-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqrshl.s | 59 + llvm/test/MC/AArch64/SVE2/uqrshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqrshlr.s | 59 + llvm/test/MC/AArch64/SVE2/uqrshrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/uqrshrnb.s | 44 + llvm/test/MC/AArch64/SVE2/uqrshrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/uqrshrnt.s | 44 + llvm/test/MC/AArch64/SVE2/uqshl-diagnostics.s | 98 ++ llvm/test/MC/AArch64/SVE2/uqshl.s | 131 ++ llvm/test/MC/AArch64/SVE2/uqshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqshlr.s | 59 + llvm/test/MC/AArch64/SVE2/uqshrnb-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/uqshrnb.s | 44 + llvm/test/MC/AArch64/SVE2/uqshrnt-diagnostics.s | 65 + llvm/test/MC/AArch64/SVE2/uqshrnt.s | 44 + llvm/test/MC/AArch64/SVE2/uqsub-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqsub.s | 59 + llvm/test/MC/AArch64/SVE2/uqsubr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/uqsubr.s | 59 + llvm/test/MC/AArch64/SVE2/uqxtnb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uqxtnb.s | 27 + llvm/test/MC/AArch64/SVE2/uqxtnt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/uqxtnt.s | 27 + llvm/test/MC/AArch64/SVE2/urshl-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/urshl.s | 59 + llvm/test/MC/AArch64/SVE2/urshlr-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/urshlr.s | 59 + llvm/test/MC/AArch64/SVE2/urshr-diagnostics.s | 78 + llvm/test/MC/AArch64/SVE2/urshr.s | 84 + llvm/test/MC/AArch64/SVE2/ursra-diagnostics.s | 60 + llvm/test/MC/AArch64/SVE2/ursra.s | 72 + llvm/test/MC/AArch64/SVE2/usqadd-diagnostics.s | 37 + llvm/test/MC/AArch64/SVE2/usqadd.s | 59 + llvm/test/MC/AArch64/SVE2/usra-diagnostics.s | 60 + llvm/test/MC/AArch64/SVE2/usra.s | 72 + llvm/test/MC/AArch64/SVE2/usublb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/usublb.s | 27 + llvm/test/MC/AArch64/SVE2/usublt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/usublt.s | 27 + llvm/test/MC/AArch64/SVE2/usubwb-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/usubwb.s | 27 + llvm/test/MC/AArch64/SVE2/usubwt-diagnostics.s | 40 + llvm/test/MC/AArch64/SVE2/usubwt.s | 27 + .../DeadStoreElimination/PartialStore2.ll | 55 + .../Inline/AMDGPU/amdgpu-inline-alloca-argument.ll | 70 + .../LoopStrengthReduce/X86/ivchain-X86.ll | 8 +- .../Transforms/LoopVectorize/minmax_reduction.ll | 26 +- .../StructurizeCFG/AMDGPU/uniform-regions.ll | 108 +- llvm/test/tools/llvm-dwarfdump/X86/enum.s | 5 + llvm/test/tools/llvm-dwarfdump/cmdline.test | 1 + .../tools/llvm-mca/X86/Broadwell/zero-idioms.s | 450 ++++++ llvm/test/tools/llvm-mca/X86/Haswell/zero-idioms.s | 492 ++++++ .../tools/llvm-mca/X86/SandyBridge/zero-idioms.s | 128 +- .../tools/llvm-mca/X86/SkylakeClient/zero-idioms.s | 492 ++++++ .../tools/llvm-mca/X86/SkylakeServer/zero-idioms.s | 778 +++++++++ .../ELF/only-section-strip-undefined.test | 60 + .../X86/source-interleave-missing-source.test | 2 +- .../X86/source-interleave-no-debug-info.test | 2 +- .../X86/source-interleave-relative-paths.test | 16 +- llvm/test/tools/llvm-readobj/dynamic.test | 59 + .../tools/llvm-readobj/elf-dynamic-malformed.test | 19 +- .../elf-dynamic-not-in-pt-dynamic.test | 24 +- .../tools/llvm-readobj/elf-dynamic-table-dtnull.s | 35 +- .../elf-dynamic-tags-machine-specific.test | 127 +- llvm/test/tools/llvm-readobj/elf-dynamic-tags.test | 125 +- .../elf-non-dynamic-in-pt-dynamic.test | 22 +- llvm/test/tools/llvm-readobj/elf-versioninfo.test | 6 +- llvm/test/tools/llvm-readobj/mips-got.test | 10 +- llvm/tools/dsymutil/DwarfLinker.cpp | 18 +- llvm/tools/llvm-dwarfdump/llvm-dwarfdump.cpp | 24 +- llvm/tools/llvm-mca/llvm-mca.cpp | 13 +- llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 8 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 131 +- .../clang/lib/Tooling/Refactoring/BUILD.gn | 2 +- llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 1 + .../libomptarget/deviceRTLs/nvptx/src/omp_data.cu | 3 +- .../deviceRTLs/nvptx/src/omptarget-nvptx.h | 2 +- openmp/libomptarget/deviceRTLs/nvptx/src/sync.cu | 4 +- 500 files changed, 21527 insertions(+), 4338 deletions(-) delete mode 100644 clang/cmake/modules/FindZ3.cmake create mode 100644 clang/lib/StaticAnalyzer/Checkers/PointerIterationChecker.cpp create mode 100644 clang/test/AST/ast-dump-decl-json.m create mode 100644 clang/test/AST/ast-dump-stmt-json.m create mode 100644 clang/test/Analysis/diagnostics/initializer.cpp create mode 100644 clang/test/Analysis/ptr-iter.cpp create mode 100644 clang/test/CodeGen/loop-unroll.c create mode 100644 clang/test/CodeGenOpenCL/arm-integer-dot-product.cl create mode 100644 clang/test/OpenMP/nvptx_target_requires_unified_shared_memory.cpp create mode 100644 clang/test/SemaOpenCL/arm-integer-dot-product.cl create mode 100644 lld/test/COFF/filealign.test create mode 100644 lld/test/wasm/emit-relocs.ll create mode 100644 lld/test/wasm/signature-mismatch-unknown.ll create mode 100644 lld/test/wasm/wrap.ll create mode 100644 lldb/lit/SymbolFile/Breakpad/Inputs/unwind-via-stack-cfi.syms create mode 100644 lldb/lit/SymbolFile/Breakpad/Inputs/unwind-via-stack-cfi.yaml create mode 100644 lldb/lit/SymbolFile/Breakpad/unwind-via-stack-cfi.test create mode 100644 lldb/lit/SymbolFile/DWARF/debug-types-missing-signature.test create mode 100644 lldb/lit/SymbolFile/DWARF/debug-types-signature-loop.s create mode 100644 lldb/lit/SymbolFile/DWARF/parallel-indexing-stress.s create mode 100644 llvm/include/llvm/CodeGen/SwiftErrorValueTracking.h create mode 100644 llvm/lib/CodeGen/SwiftErrorValueTracking.cpp create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/regbank-fp-use-def.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll create mode 100644 llvm/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir create mode 100644 llvm/test/CodeGen/PowerPC/test_call_aix.ll delete mode 100644 llvm/test/DebugInfo/X86/dwarfdump-str-offsets-invalid-1.s delete mode 100644 llvm/test/DebugInfo/X86/dwarfdump-str-offsets-invalid-2.s delete mode 100644 llvm/test/DebugInfo/X86/dwarfdump-str-offsets-invalid-3.s delete mode 100644 llvm/test/DebugInfo/X86/dwarfdump-str-offsets-invalid-4.s create mode 100644 llvm/test/DebugInfo/X86/dwarfdump-str-offsets-invalid.s create mode 100644 llvm/test/MC/AArch64/SVE2/adclb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/adclb.s create mode 100644 llvm/test/MC/AArch64/SVE2/adclt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/adclt.s create mode 100644 llvm/test/MC/AArch64/SVE2/addhnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/addhnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/addhnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/addhnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/cadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/cadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/match-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/match.s create mode 100644 llvm/test/MC/AArch64/SVE2/nmatch-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/nmatch.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullb-128-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullb-128.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullb.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullt-128-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullt-128.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/pmullt.s create mode 100644 llvm/test/MC/AArch64/SVE2/raddhnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/raddhnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/raddhnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/raddhnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/rshrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/rshrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/rshrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/rshrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/rsubhnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/rsubhnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/rsubhnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/rsubhnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/saba-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/saba.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabalb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabalb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabalt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabalt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabdlb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabdlb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabdlt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sabdlt.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddlb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddlb.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddlt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddlt.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddwb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddwb.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddwt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/saddwt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sbclb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sbclb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sbclt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sbclt.s create mode 100644 llvm/test/MC/AArch64/SVE2/shrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/shrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/shrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/shrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sli-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sli.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqcadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqcadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrunb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrunb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrunt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqrshrunt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshlu-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshlu.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrunb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrunb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrunt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqshrunt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqsub-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqsub.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqsubr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqsubr.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtunb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtunb.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtunt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sqxtunt.s create mode 100644 llvm/test/MC/AArch64/SVE2/sri-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/sri.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/srshr.s create mode 100644 llvm/test/MC/AArch64/SVE2/srsra-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/srsra.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssra-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssra.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssublb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssublb.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssublt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssublt.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssubwb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssubwb.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssubwt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ssubwt.s create mode 100644 llvm/test/MC/AArch64/SVE2/subhnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/subhnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/subhnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/subhnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/suqadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/suqadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaba-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaba.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabalb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabalb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabalt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabalt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabdlb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabdlb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabdlt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uabdlt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddlb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddlb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddlt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddlt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddwb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddwb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddwt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uaddwt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqrshrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshrnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshrnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshrnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqshrnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqsub-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqsub.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqsubr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqsubr.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqxtnb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqxtnb.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqxtnt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/uqxtnt.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshl-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshl.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshlr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshlr.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshr-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/urshr.s create mode 100644 llvm/test/MC/AArch64/SVE2/ursra-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/ursra.s create mode 100644 llvm/test/MC/AArch64/SVE2/usqadd-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usqadd.s create mode 100644 llvm/test/MC/AArch64/SVE2/usra-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usra.s create mode 100644 llvm/test/MC/AArch64/SVE2/usublb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usublb.s create mode 100644 llvm/test/MC/AArch64/SVE2/usublt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usublt.s create mode 100644 llvm/test/MC/AArch64/SVE2/usubwb-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usubwb.s create mode 100644 llvm/test/MC/AArch64/SVE2/usubwt-diagnostics.s create mode 100644 llvm/test/MC/AArch64/SVE2/usubwt.s create mode 100644 llvm/test/Transforms/DeadStoreElimination/PartialStore2.ll create mode 100644 llvm/test/Transforms/Inline/AMDGPU/amdgpu-inline-alloca-argument.ll create mode 100644 llvm/test/tools/llvm-mca/X86/Broadwell/zero-idioms.s create mode 100644 llvm/test/tools/llvm-mca/X86/Haswell/zero-idioms.s create mode 100644 llvm/test/tools/llvm-mca/X86/SkylakeClient/zero-idioms.s create mode 100644 llvm/test/tools/llvm-mca/X86/SkylakeServer/zero-idioms.s create mode 100644 llvm/test/tools/llvm-objcopy/ELF/only-section-strip-undefined.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (eb0538980 -> 65c71c0a9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards eb0538980 2: update: llvm-linux: 19135 new 65c71c0a9 2: update: llvm-linux: 19135 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (eb0538980) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 106 +- 02-build_llvm/console.log | 11850 +++++++++++++++-------------- 03-build_linux/console.log | 3260 ++++---- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 20 +- console.log | 15242 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 15234 insertions(+), 15258 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2019