Tcwg-commits May 2019

tcwg-commits@lists.linaro.org

4 participants
17284 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz updated (0482526a2e5 -> 127e6c87aaa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz in repository toolchain/ci/gcc. from 0482526a2e5 Daily bump. adds 127e6c87aaa Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz updated (71117e078c -> d7c73da35f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz in repository toolchain/ci/binutils-gdb. from 71117e078c Automatic date update in version.in adds d7c73da35f Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz updated (ab1b3d303 -> 31c3c319f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-aarch64-spec2k6-Oz in repository toolchain/ci/base-artifacts. discards ab1b3d303 0: update: binutils-gcc-glibc-llvm: 0 new 31c3c319f 0: update: binutils-gcc-glibc-llvm: 0 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ab1b3d303) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-release-aarch64 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11249 ++-- 04-build_abe-stage1/console.log | 13991 +++-- 05-build_abe-linux/console.log | 312 +- 06-build_abe-glibc/console.log | 39071 ++++++------ 07-build_abe-stage2/console.log | 39857 ++++++------ 08-build_llvm-true/console.log | 11740 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 10 +- 09-benchmark/console.log | 172 +- 10-check_regression/console.log | 80 +- 11-update_baseline/console.log | 56 +- console.log | 117202 +++++++++++++++++------------------ jenkins/manifest.sh | 14 +- results_id | 2 +- 16 files changed, 117187 insertions(+), 117229 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (2db79ef32c6 -> 0ff41b8a5af)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from 2db79ef32c6 [Driver] Update handling of c++ and runtime directories adds f29120658b2 [Driver][RISCV] Simplify. NFC adds 603ca511f91 [PowerPC] Add missing R_PPC_* relocation types adds 1c1e2ca0221 [ARM] Add some base fullfp16 tests. NFC adds caf8a11b656 [ARM] Promote fp16 frem adds aeade651f35 [ARM] Select fp16 fsqrt adds 2881325b17a [ARM] Select fp16 fabs adds 58a8541dcc3 [X86][AVX] combineBitcastvxi1 - peek through bitops to dete [...] adds c9f4b7d201c [ARM] Promote various fp16 math intrinsics adds 21542cd6f4c [ARM] Select a number of fp16 rounding functions adds 0dbafe191e5 [ARM] Select fp16 fma adds 352f5987952 [InstCombine] Remove OverflowCheckFlavor; NFC adds 39f2bebf415 [InstCombine] Refactor OptimizeOverflowCheck; NFCI adds 7228b50802c gn build: Merge r361664 adds d0f13e618fa [ValueTracking] Base computeOverflowForUnsignedMul() on Con [...] adds b7cc093db28 [Support] make countLeadingZeros() and countTrailingZeros() [...] adds 50c73a044f2 [SimplifyCFG] NFC, update Switch tests to HEAD so I can see [...] adds 444eaaf1cce [SimpligyCFG] NFC, remove GCD that was only used for powers of two adds 30111c786f7 [SimplifyCFG] Run ReduceSwitchRange unconditionally, generalize adds fa91ab85d9f [SimplifyCFG] ReduceSwitchRange: Improve on the case where [...] adds 9317963920a [InstCombine] prevent crashing with invalid extractelement index adds 927fe7328df [SimplifyCFG] NFC, fix failing tests from last patches. adds aabe7781a50 [LLParser] Fix uninitialized variable warnings. NFCI. adds e434368a67c Revert rL361731 : [LLParser] Fix uninitialized variable war [...] adds 7b883b7ed05 [SimplifyCFG] NFC, one more fixed test from previous push. adds a044410f37e [X86][SSE] Add shuffle combining support for ISD::ANY_EXTEN [...] adds bd324fa2273 DeleteNullPointerCheck now deletes until the end brace of t [...] adds 343578759e2 [SimplifyCFG] back out all SwitchInst commits adds a549dd25607 [MCA] Refactor the logic that computes the critical memory [...] adds 2916b9e28ca [SelectionDAG] MaskedValueIsZero - add demanded elements im [...] adds 06e02856ab5 [SelectionDAG] GetDemandedBits - cleanup to more closely ma [...] adds c2493ce4a40 [MCA][Scheduler] Improved critical memory dependency computation. adds ba447bae744 [AMDGPU] Divergence driven ISel. Assign register class [...] adds e698958ad80 [BPF] generate R_BPF_NONE relocation for BTF DataSec variables adds 11b2f4fe50d [LoopInterchange] Fix handling of LCSSA nodes defined in he [...] adds cfe08bc7d68 llvm-undname: Make demangling of MD5 names more robust adds ba883e980a9 [X86] Add test cases for D62444. NFC adds 0ff41b8a5af Revert r361356: "[MIR] Add simple PRE pass to MachineCSE" No new revisions were added by this update. Summary of changes: .../readability/DeleteNullPointerCheck.cpp | 9 +- .../clang-tidy/readability-delete-null-pointer.cpp | 9 + clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 44 +- .../llvm/BinaryFormat/ELFRelocs/PowerPC.def | 32 + llvm/include/llvm/CodeGen/FunctionLoweringInfo.h | 11 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +- llvm/include/llvm/CodeGen/TargetLowering.h | 11 +- llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 5 + llvm/include/llvm/MCA/Instruction.h | 52 +- llvm/lib/Analysis/ValueTracking.cpp | 102 +- llvm/lib/CodeGen/MachineCSE.cpp | 122 +-- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 6 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 14 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 33 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 54 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- llvm/lib/Demangle/MicrosoftDemangle.cpp | 28 +- llvm/lib/MCA/HardwareUnits/Scheduler.cpp | 94 +- llvm/lib/MCA/Instruction.cpp | 24 +- llvm/lib/MCA/Stages/DispatchStage.cpp | 3 - llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 166 ++-- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 91 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 5 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 13 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 22 +- llvm/lib/Target/ARM/ARMISelLowering.h | 3 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 19 +- .../Target/BPF/MCTargetDesc/BPFELFObjectWriter.cpp | 32 +- .../Target/X86/MCTargetDesc/X86InstComments.cpp | 18 +- llvm/lib/Target/X86/Utils/X86ShuffleDecode.cpp | 5 +- llvm/lib/Target/X86/Utils/X86ShuffleDecode.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 31 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 11 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 151 ++- .../Transforms/InstCombine/InstCombineInternal.h | 43 +- .../InstCombine/InstCombineVectorOps.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 86 +- llvm/test/Analysis/CostModel/X86/arith-fp.ll | 171 ++++ llvm/test/CodeGen/AMDGPU/atomicrmw-nand.ll | 12 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 3 +- llvm/test/CodeGen/AMDGPU/branch-uniformity.ll | 4 +- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 7 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 55 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 6 +- llvm/test/CodeGen/AMDGPU/fabs.ll | 12 +- llvm/test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 58 +- llvm/test/CodeGen/AMDGPU/fmin_legacy.ll | 8 +- llvm/test/CodeGen/AMDGPU/fneg-fabs.ll | 16 +- llvm/test/CodeGen/AMDGPU/fsub.ll | 12 +- llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 10 +- .../CodeGen/AMDGPU/i1-copy-phi-uniform-branch.ll | 1 - llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 2 + .../CodeGen/AMDGPU/llvm.amdgcn.mqsad.pk.u16.u8.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.qsad.pk.u16.u8.ll | 2 +- llvm/test/CodeGen/AMDGPU/loop_break.ll | 8 +- llvm/test/CodeGen/AMDGPU/madak.ll | 12 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 5 +- llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 5 +- llvm/test/CodeGen/AMDGPU/select-opt.ll | 4 +- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 3 +- llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 2 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 1 - .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 53 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 5 +- .../test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 9 +- llvm/test/CodeGen/AMDGPU/valu-i1.ll | 6 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 1 + llvm/test/CodeGen/ARM/fp16-fullfp16.ll | 606 ++++++++++++ llvm/test/CodeGen/ARM/fp16-instructions.ll | 13 - llvm/test/CodeGen/BPF/reloc-btf-2.ll | 60 ++ llvm/test/CodeGen/Mips/internalfunc.ll | 3 +- llvm/test/CodeGen/X86/avx2-masked-gather.ll | 48 +- llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll | 28 +- llvm/test/CodeGen/X86/masked_compressstore.ll | 1013 ++++++++++++-------- llvm/test/CodeGen/X86/masked_gather.ll | 94 +- llvm/test/CodeGen/X86/masked_store.ll | 722 ++++++++------ llvm/test/CodeGen/X86/masked_store_trunc.ll | 531 +++++----- llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll | 527 ++++++---- llvm/test/CodeGen/X86/masked_store_trunc_usat.ll | 535 ++++++----- llvm/test/CodeGen/X86/shrink_vmul.ll | 52 +- llvm/test/Demangle/ms-md5.test | 16 +- llvm/test/Transforms/InstCombine/extractelement.ll | 19 + .../Transforms/LoopInterchange/perserve-lcssa.ll | 181 ++++ .../tools/llvm-mca/X86/BtVer2/bottleneck-hints-3.s | 2 +- .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 1 + 91 files changed, 4102 insertions(+), 2240 deletions(-) create mode 100644 llvm/test/CodeGen/ARM/fp16-fullfp16.ll create mode 100644 llvm/test/CodeGen/BPF/reloc-btf-2.ll create mode 100644 llvm/test/Transforms/LoopInterchange/perserve-lcssa.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (2e63afc51 -> f562b6cb2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 2e63afc51 2: update: llvm-linux: 17398 new f562b6cb2 2: update: llvm-linux: 17398 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (2e63afc51) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 60 +- 02-build_llvm/console.log | 11742 +++++++++++++++--------------- 03-build_linux/console.log | 3284 +++++---- 06-update_baseline/console.log | 42 +- console.log | 15128 +++++++++++++++++++-------------------- jenkins/manifest.sh | 8 +- 6 files changed, 15130 insertions(+), 15134 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[lld] branch master updated (1e90cb9d2 -> 3d6c2548d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lld. from 1e90cb9d2 [WebAssembly] Relax signature checking for undefined function [...] new 3d6c2548d Remove elf::createSharedFile and move its code to SharedFile' [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ELF/Driver.cpp | 2 +- ELF/InputFiles.cpp | 100 +++++++++++++++++++++++++---------------------------- ELF/InputFiles.h | 1 - 3 files changed, 49 insertions(+), 54 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (891840c0cdb -> fa1e16cfd3a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/gcc. from 891840c0cdb Daily bump. adds b4103d4b914 Remove Solaris 10-only note about -mvect8-ret-in-mem adds ec26a196c79 Added ChangeLog entry for last commit. adds 8dc5b8c7bd2 2019-05-26 Thomas Koenig <tkoenig(a)gcc.gnu.org> adds 42e1d959702 * config/pa/linux-unwind.h (pa32_fallback_frame_state): Add cast. adds 497b3a05b68 * doc/invoke.texi (Link Options): Many editorial changes a [...] adds e00bc0e4d4f darwin, x86, testsuite - Amend three PIE tests, adds ba475497835 * doc/xml/manual/appendix_contributing.xml: Update pointer [...] adds c07e90cdc2d * config/i386/i386.md (@leave_<mode>): New expander. (*le [...] adds e3c34695023 PR go/90614 syscall: avoid unused parameter error if W [...] adds 1367cb4637c PR go/90635 libgo: correct typo in USE_LIBFFI AM_CONDITIONAL adds fa1e16cfd3a Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 91 ++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/i386-expand.c | 6 +- gcc/config/i386/i386-options.c | 33 -------- gcc/config/i386/i386-options.h | 10 --- gcc/config/i386/i386.c | 62 ++++++--------- gcc/config/i386/i386.md | 69 +++++++--------- gcc/config/i386/sse.md | 2 +- gcc/config/i386/x86-tune-sched.c | 6 +- gcc/doc/invoke.texi | 68 ++++++++-------- gcc/fortran/ChangeLog | 6 ++ gcc/fortran/trans-types.c | 4 + gcc/go/gofrontend/MERGE | 2 +- gcc/testsuite/ChangeLog | 7 ++ gcc/testsuite/gcc.target/i386/pr39013-1.c | 8 +- gcc/testsuite/gcc.target/i386/pr39013-2.c | 8 +- gcc/testsuite/gcc.target/i386/pr64317.c | 11 ++- libgcc/ChangeLog | 4 + libgcc/config/pa/linux-unwind.h | 2 +- libgo/configure | 2 +- libgo/configure.ac | 2 +- libgo/go/syscall/wait.c | 2 +- libstdc++-v3/ChangeLog | 5 ++ .../doc/xml/manual/appendix_contributing.xml | 2 +- 24 files changed, 238 insertions(+), 176 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (5b6d4fc74b -> 5f63875b30)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/binutils-gdb. from 5b6d4fc74b Automatic date update in version.in adds d5b7ce35a1 Automatic date update in version.in adds 3d7d6a6ff4 Generic ELF target group signature symbol adds ce5aecf873 Another generic ELF target assertion failure adds 61dd8e19a8 readelf group errors/warnings adds 5f63875b30 Fix failure on powerpc 32-bit only targets No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 9 +++ bfd/elf.c | 3 +- bfd/linker.c | 13 ++-- bfd/version.h | 2 +- binutils/ChangeLog | 5 ++ binutils/readelf.c | 2 +- gas/ChangeLog | 8 ++ gas/config/tc-ppc.c | 170 +++++++++++++++++++++++++++++------------- gas/testsuite/gas/ppc/ppc.exp | 13 +++- ld/ChangeLog | 6 ++ ld/emultempl/genelf.em | 4 +- 11 files changed, 174 insertions(+), 61 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (811055d8e -> 02cf55e1f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 811055d8e 0: update: binutils-gcc-linux: all new 02cf55e1f 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (811055d8e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 324 +- 03-build_abe-binutils/console.log | 8975 +++--- 04-build_abe-stage1/console.log | 15282 +++++----- 05-build_linux/console.log | 29540 ++++++++++---------- 06-boot_linux/console.log | 2 +- console.log | 54265 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 8 files changed, 54277 insertions(+), 54251 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Os updated (2db79ef32c6 -> cfe08bc7d68)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Os in repository toolchain/ci/llvm-project. from 2db79ef32c6 [Driver] Update handling of c++ and runtime directories adds f29120658b2 [Driver][RISCV] Simplify. NFC adds 603ca511f91 [PowerPC] Add missing R_PPC_* relocation types adds 1c1e2ca0221 [ARM] Add some base fullfp16 tests. NFC adds caf8a11b656 [ARM] Promote fp16 frem adds aeade651f35 [ARM] Select fp16 fsqrt adds 2881325b17a [ARM] Select fp16 fabs adds 58a8541dcc3 [X86][AVX] combineBitcastvxi1 - peek through bitops to dete [...] adds c9f4b7d201c [ARM] Promote various fp16 math intrinsics adds 21542cd6f4c [ARM] Select a number of fp16 rounding functions adds 0dbafe191e5 [ARM] Select fp16 fma adds 352f5987952 [InstCombine] Remove OverflowCheckFlavor; NFC adds 39f2bebf415 [InstCombine] Refactor OptimizeOverflowCheck; NFCI adds 7228b50802c gn build: Merge r361664 adds d0f13e618fa [ValueTracking] Base computeOverflowForUnsignedMul() on Con [...] adds b7cc093db28 [Support] make countLeadingZeros() and countTrailingZeros() [...] adds 50c73a044f2 [SimplifyCFG] NFC, update Switch tests to HEAD so I can see [...] adds 444eaaf1cce [SimpligyCFG] NFC, remove GCD that was only used for powers of two adds 30111c786f7 [SimplifyCFG] Run ReduceSwitchRange unconditionally, generalize adds fa91ab85d9f [SimplifyCFG] ReduceSwitchRange: Improve on the case where [...] adds 9317963920a [InstCombine] prevent crashing with invalid extractelement index adds 927fe7328df [SimplifyCFG] NFC, fix failing tests from last patches. adds aabe7781a50 [LLParser] Fix uninitialized variable warnings. NFCI. adds e434368a67c Revert rL361731 : [LLParser] Fix uninitialized variable war [...] adds 7b883b7ed05 [SimplifyCFG] NFC, one more fixed test from previous push. adds a044410f37e [X86][SSE] Add shuffle combining support for ISD::ANY_EXTEN [...] adds bd324fa2273 DeleteNullPointerCheck now deletes until the end brace of t [...] adds 343578759e2 [SimplifyCFG] back out all SwitchInst commits adds a549dd25607 [MCA] Refactor the logic that computes the critical memory [...] adds 2916b9e28ca [SelectionDAG] MaskedValueIsZero - add demanded elements im [...] adds 06e02856ab5 [SelectionDAG] GetDemandedBits - cleanup to more closely ma [...] adds c2493ce4a40 [MCA][Scheduler] Improved critical memory dependency computation. adds ba447bae744 [AMDGPU] Divergence driven ISel. Assign register class [...] adds e698958ad80 [BPF] generate R_BPF_NONE relocation for BTF DataSec variables adds 11b2f4fe50d [LoopInterchange] Fix handling of LCSSA nodes defined in he [...] adds cfe08bc7d68 llvm-undname: Make demangling of MD5 names more robust No new revisions were added by this update. Summary of changes: .../readability/DeleteNullPointerCheck.cpp | 9 +- .../clang-tidy/readability-delete-null-pointer.cpp | 9 + clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 44 +- .../llvm/BinaryFormat/ELFRelocs/PowerPC.def | 32 ++ llvm/include/llvm/CodeGen/FunctionLoweringInfo.h | 11 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 11 +- llvm/include/llvm/CodeGen/TargetLowering.h | 11 +- llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 5 + llvm/include/llvm/MCA/Instruction.h | 52 +- llvm/lib/Analysis/ValueTracking.cpp | 102 ++-- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 6 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 14 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 33 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 54 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- llvm/lib/Demangle/MicrosoftDemangle.cpp | 28 +- llvm/lib/MCA/HardwareUnits/Scheduler.cpp | 94 +++- llvm/lib/MCA/Instruction.cpp | 24 +- llvm/lib/MCA/Stages/DispatchStage.cpp | 3 - llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 166 +++--- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 91 +++- llvm/lib/Target/AMDGPU/SIISelLowering.h | 5 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 13 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 22 +- llvm/lib/Target/ARM/ARMISelLowering.h | 3 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 19 +- .../Target/BPF/MCTargetDesc/BPFELFObjectWriter.cpp | 32 +- .../Target/X86/MCTargetDesc/X86InstComments.cpp | 18 +- llvm/lib/Target/X86/Utils/X86ShuffleDecode.cpp | 5 +- llvm/lib/Target/X86/Utils/X86ShuffleDecode.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 31 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 11 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 151 +++-- .../Transforms/InstCombine/InstCombineInternal.h | 43 +- .../InstCombine/InstCombineVectorOps.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 86 ++- llvm/test/CodeGen/AMDGPU/atomicrmw-nand.ll | 12 +- llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 3 +- llvm/test/CodeGen/AMDGPU/branch-uniformity.ll | 4 +- .../CodeGen/AMDGPU/control-flow-fastregalloc.ll | 7 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 55 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 6 +- llvm/test/CodeGen/AMDGPU/fabs.ll | 12 +- llvm/test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 58 +- llvm/test/CodeGen/AMDGPU/fmin_legacy.ll | 8 +- llvm/test/CodeGen/AMDGPU/fneg-fabs.ll | 16 +- llvm/test/CodeGen/AMDGPU/fsub.ll | 12 +- llvm/test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 10 +- .../CodeGen/AMDGPU/i1-copy-phi-uniform-branch.ll | 1 - llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 2 + .../CodeGen/AMDGPU/llvm.amdgcn.mqsad.pk.u16.u8.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.qsad.pk.u16.u8.ll | 2 +- llvm/test/CodeGen/AMDGPU/loop_break.ll | 8 +- llvm/test/CodeGen/AMDGPU/madak.ll | 12 +- .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 5 +- llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 5 +- llvm/test/CodeGen/AMDGPU/select-opt.ll | 4 +- llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll | 3 +- llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 2 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 1 - .../CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 53 +- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 5 +- .../test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 9 +- llvm/test/CodeGen/AMDGPU/valu-i1.ll | 6 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 1 + llvm/test/CodeGen/ARM/fp16-fullfp16.ll | 606 +++++++++++++++++++++ llvm/test/CodeGen/ARM/fp16-instructions.ll | 13 - llvm/test/CodeGen/BPF/reloc-btf-2.ll | 60 ++ llvm/test/CodeGen/X86/bitcast-and-setcc-256.ll | 28 +- llvm/test/CodeGen/X86/shrink_vmul.ll | 52 +- llvm/test/Demangle/ms-md5.test | 16 +- llvm/test/Transforms/InstCombine/extractelement.ll | 19 + .../Transforms/LoopInterchange/perserve-lcssa.ll | 181 ++++++ .../tools/llvm-mca/X86/BtVer2/bottleneck-hints-3.s | 2 +- .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 1 + 81 files changed, 1847 insertions(+), 729 deletions(-) create mode 100644 llvm/test/CodeGen/ARM/fp16-fullfp16.ll create mode 100644 llvm/test/CodeGen/BPF/reloc-btf-2.ll create mode 100644 llvm/test/Transforms/LoopInterchange/perserve-lcssa.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 1 month

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2019