Tcwg-commits May 2019

tcwg-commits@lists.linaro.org

4 participants
17284 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig updated (524c2cb1 -> 18033685)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 524c2cb1 0: update: binutils-f3e606a3db56db3ce1ab172511a4ffe9310a496f: all new 18033685 0: update: gcc-16b2a83e39dde3c5c7b4b4c2348231c9a0bbc476: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (524c2cb1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ma [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 127 +- 02-prepare_abe/console.log | 182 +- 03-build_abe-binutils/console.log | 10512 ++++++------ 04-build_abe-stage1/console.log | 19652 ++++++++++++----------- 05-build_linux/console.log | 734 +- 06-boot_linux/console.log | 2 +- console.log | 31209 ++++++++++++++++++------------------ jenkins/manifest.sh | 8 +- 8 files changed, 31194 insertions(+), 31232 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO updated (2067b74eb39 -> a7f56a9bf34)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 2067b74eb39 Daily bump. adds a7f56a9bf34 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO updated (dc71cddb81 -> c24ac1eb63)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/binutils-gdb. from dc71cddb81 Automatic date update in version.in adds c24ac1eb63 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO updated (15388e9b -> cc805202)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-release-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards 15388e9b 0: update: binutils-gcc-glibc-llvm: -1 new cc805202 0: update: binutils-gcc-glibc-llvm: -1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (15388e9b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-release-arm-spe [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 216 +- 03-build_abe-binutils/console.log | 10897 ++- 04-build_abe-stage1/console.log | 17609 +++-- 05-build_abe-linux/console.log | 290 +- 06-build_abe-glibc/console.log | 38185 ++++++----- 07-build_abe-stage2/console.log | 46696 +++++++------ 08-build_llvm-true/console.log | 11730 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 11 +- 09-benchmark/console.log | 224 +- 10-check_regression/console.log | 6 +- 11-update_baseline/console.log | 8 +- console.log | 126225 ++++++++++++++++++----------------- jenkins/manifest.sh | 14 +- 15 files changed, 126185 insertions(+), 126148 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[lld] branch master updated (76cd633e8 -> 9d8178f27)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lld. from 76cd633e8 [WebAssembly] Don't assume that strongly defined symbols are [...] new 9d8178f27 [PPC64] Define getThunkSectionSpacing() based on the range of [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ELF/Arch/PPC64.cpp | 9 ++++++ test/ELF/ppc64-bsymbolic-toc-restore.s | 4 +-- test/ELF/ppc64-call-reach.s | 15 ++++------ test/ELF/ppc64-ifunc.s | 28 +++++++++--------- test/ELF/ppc64-local-dynamic.s | 2 +- test/ELF/ppc64-long-branch-init.s | 44 +++++++++++++++++++++++++++++ test/ELF/ppc64-plt-stub.s | 11 ++++---- test/ELF/ppc64-toc-restore-recursive-call.s | 11 ++++---- test/ELF/ppc64-toc-restore.s | 36 +++++++++-------------- 9 files changed, 101 insertions(+), 59 deletions(-) create mode 100644 test/ELF/ppc64-long-branch-init.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz updated (b23c5e8c3df -> c39a243da65)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz in repository toolchain/ci/llvm-project. from b23c5e8c3df [c++20] Implement P0846R0: allow (ADL-only) calls to templa [...] adds 576c36a6248 [cxx_dr_status] Update links to use wg21.link, and list "ex [...] adds ac0456594b0 [cxx_status] Mark support for std::is_constant_evaluated as done. adds 76b9027f352 [c++20] Add support for explicit(bool), as described in P0892R2. adds 36851a66c8c Fix up lldb after clang r360311. adds 366cda03a89 [NewPM] Setup Passes for KASan and KMSan adds fb0f66ddb33 [NFC] Fix typo. adds 8d19e94f130 [CodeGen] Use "DL.getPointerSizeInBits" instead of "8 * DL. [...] adds 3edca1ac1ae [LLD][NFC] Refactor: BuildID hash size now computed in one place. adds c05aad05324 Bugfix for nullptr check by klocwork adds 92d5db524e6 Make sub-registers index names case sensitive in the MIRParser adds fa18e6b080b [MergeICmps][NFC] Re-generate tests with update_test_checks. adds b1b09e5b55f X86WinAllocaExpander: Drop code looking through register co [...] adds 3531453371d [ARM GlobalISel] Map DBG_VALUE for types != s32 adds ad9c7e0789e Fix LLVM_USE_PERF build after getPageSize change adds 3cdf8981054 [SPIR] Simplified target checking. adds 543913c3b41 [ARM] Fix the extensions implied by a cpu name adds eba9a6e08fc [SPIR] Simplified target checking. adds b32a02b5bc6 Revert "[OPENMP]Fix PR41767: diagnose DSA for variables in [...] adds a8f8d3b01e9 Revert "[OPENMP]Fix PR41768: check DSA for globals with `de [...] adds 38ef296265d [CodeGenPrepare] Ensure we get a non-null result from getTr [...] adds 86cfedce1c4 [FIX] Change test to read file instead adds 933e305ed90 [OpenCL] Switched CXX mode to be derived from C++17 adds d7b650cc721 [ARM][CGP] Guard against signext args and sitofp adds db68b104d8d [clangd] Use AsyncTaskRunner in BackgroundIndex instead of [...] adds 1fa5248d44c Fix gcc compilation warning in an assert [NFC] adds a186edbc000 Fix gcc compilation warning in test case [NFC] adds f45c8b21756 Fix uninitialized value warnings in StatepointBase construc [...] adds 2612bac747b [clangd] Fix a TSAN warning in TUSchedulerTests adds 85474275e10 Fix local variable shadow warning in SmallVectorBase constr [...] adds 80808ed0f6a [PowerPC][NFC] Add test for D60506 to show differences in code-gen adds bc1c6a0b449 [llvm-nm] Fix handling of symbol types 't' 'd' 'r' adds 012adfbb96c [LoopVectorizer] fix test file to not run the entire -O3 pipeline adds 9db0e72570f [X86] AMD Piledriver (BdVer2): major cleanup (mainly invers [...] adds e6cf6c78f88 [OpenCL] Make global ctor init function a kernel adds 82e68f5d6a2 gn build: Merge r960255 adds 70674549f10 [clangd] Count number of references while merging RefSlabs [...] adds 8e015b2e94f Add the modernize-use-trailing-return check to rewrite func [...] adds f58a5c8803e Fixing a link in the release notes to appease the Sphinx bot. adds 411488b11ed [CodeGenPrepare] Limit recursion depth for collectBitParts adds 0268083329c Revert r360345 and r360346, as they are not passing the testbots. adds 40177ac6d1d [clangd] Bump index version and get rid of wrong assertion adds dcdb3c6650e MinidumpYAML: add support for the ThreadList stream adds 4e62554bfae [MCA] Add support for nested and overlapping region markers adds 952391d8eb8 [llvm-cxxfilt] Fix -Wshadow warning. NFCI. adds 4d4c9e0757c [AMDGPU] gfx1010 changes for PAL metadata adds f0ee69f75d6 [JITLoaderGDB] Set eTypeJIT for objects read from JIT descriptors adds adf427b82d4 [lldb] build.py: fix behavior when passing --compiler=/path [...] adds 0b68fc3f59b Re-enable lit test shtest-timeout.py on non-Windows. adds be10bc71f9a [DAGCombiner] Limit number of nodes explored as store candidates. adds 4bf8632c45f check_clang_tidy.py now passes `-format-style=none` to clang_tidy adds 187770dc749 [CodeGen][ObjC] Remove the leading `l_` from ObjC symbols a [...] adds 93bfa5af48d [X86][SSE] Fold add(shuffle(),shuffle()) to hadd on 'slow' [...] adds e406f0eec64 Specify ObjC runtime to fix the tests I committed in r36035 [...] adds 41ebe0ce64b [OPENMP]Fix PR41768: check DSA for globals with default(non [...] adds b1271cceca7 Specify target triple to fix the tests I committed in r3603 [...] adds a76da34b1d2 [AMDGPU] gfx1010 v_interp_* instructions adds 412254af750 [OPENMP]Fix PR41767: diagnose DSA for variables in clauses [...] adds 156eb282899 [CodeGen] Add comment about FSUB <-> FNEG xforms adds 08fa01a9b7b Revert "[WebAssembly] Don't generate unused table entries." adds bc9e0866933 Use UNSUPPORTED: system-windows instead of REQUIRES: nowind [...] adds ba24f352f4f Simplify tracking of end of consumed decl-specifier sequence. adds d9c6b039dbc DR1872: don't allow any calls to virtual functions in const [...] adds dde1d9a6b77 Fix TestVSCode_attach on Linux adds 194b1c3078e [libFuzzer] simplify value-profile-mem.test a little bit adds 46b9d19cc09 Use UNSUPPORTED: windows in shtest-timeout.py. Apparently s [...] adds dee161fb384 NFC, make XFAIL work on macOS correctly for test/Driver/XRa [...] adds df225764b7d Improve step over performance by not stopping at branches t [...] adds 4c64256b516 [COFF] Simplify Chunk::writeTo and remove OutputSectionOff, NFC adds 12faa0d44bf DebugInfo/DWARF: Minor expression simplification adds e9aaa5582fa [libFuzzer] implement -focus_function=auto, to be used with [...] adds a612b5adb7a [MSan] Introduce __msan_unpoison_param(). adds abf25745b33 llvm-dwarfdump: Add dwo parsing to --statistics. adds 6ee7f31484f Add ".dword" directive adds 5fa4e9d9901 [ORC] Fix a formatting bug. adds dd61274f775 [JITLink] Improve/fix some JITLink debugging output. adds 5e332f19928 [ORC] Simplify logic for updating edges when should-discard [...] adds 4a5793f7d07 [libFuzzer] perform more agressive value profiling in memcmp adds 7b844849fe0 [Docs] Port python reference page adds 89009441094 Remember to decay arrays to pointers before checking whethe [...] adds a335d857639 [TSan][libdispatch] Enable test that supposedly deadlocks on bot adds 992021335c1 [NFC][compiler-rt][builtins] Tidy and match comments for fl [...] adds 3478494c1fd [libFuzzer] Unpoison parameters before calling user callback. adds 76ea748d2d2 Compile time tweak for libcall lookup adds 112967833e4 [JITLink] Fixed a signedness bug when processing X86_64_REL [...] adds bd588dfd594 [X86] Improve lowering of idemptotent RMW operations adds 4fa4df9cdce [compiler-rt] Migrate to _zx_clock_get_new/_zx_clock_get_monotonic adds 64196850f0e [AMDGPU] Pattern for v_xor3_b32 adds 5c31c05fbde [llvm] X86DiscriminateMemOps: insert debug info when missing adds 23a7971ddff Disable the step over skipping calls feature since buildbot [...] adds 2f67cbb62c9 [Docs] Fix table formatting in Pytho reference adds da96d92175f [libFuzzer] small refactoring in the driver; dummy implemen [...] adds 4c7353c53bd [libFuzzer] code refactoring; NFC adds 2147365484f [WebAssembly] Remove friend18.C from list of known gcc tort [...] adds ea38ac5ba31 [WebAssembly] Don't assume that strongly defined symbols ar [...] adds bdb21337e6e Change -gz and -Wa,--compress-debug-sections to use gABI co [...] adds c39a243da65 Assume `__cxa_allocate_exception` returns an under-aligned [...] No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/index/Background.cpp | 21 +- clang-tools-extra/clangd/index/Background.h | 2 +- clang-tools-extra/clangd/index/FileIndex.cpp | 45 +- clang-tools-extra/clangd/index/FileIndex.h | 14 +- clang-tools-extra/clangd/index/IndexAction.cpp | 1 - clang-tools-extra/clangd/index/Serialization.cpp | 2 +- clang-tools-extra/clangd/indexer/IndexerMain.cpp | 1 + .../clangd/unittests/BackgroundIndexTests.cpp | 26 +- .../clangd/unittests/FileIndexTests.cpp | 42 +- .../clangd/unittests/PrintASTTests.cpp | 2 +- .../clangd/unittests/TUSchedulerTests.cpp | 8 +- .../test/clang-tidy/check_clang_tidy.py | 26 +- clang/docs/ReleaseNotes.rst | 5 +- clang/include/clang/AST/ASTContext.h | 7 + clang/include/clang/AST/Decl.h | 10 - clang/include/clang/AST/DeclBase.h | 20 +- clang/include/clang/AST/DeclCXX.h | 176 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 3 + clang/include/clang/Basic/DiagnosticASTKinds.td | 2 +- clang/include/clang/Basic/DiagnosticCommonKinds.td | 2 + clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticParseKinds.td | 4 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 19 +- clang/include/clang/Basic/Specifiers.h | 8 + clang/include/clang/Basic/TargetInfo.h | 15 + clang/include/clang/Frontend/LangStandards.def | 3 +- clang/include/clang/Sema/DeclSpec.h | 62 +- clang/include/clang/Sema/Overload.h | 5 + clang/include/clang/Sema/Sema.h | 43 +- clang/include/clang/Serialization/ASTBitCodes.h | 3 - clang/include/clang/Serialization/ASTReader.h | 8 + clang/lib/AST/ASTImporter.cpp | 28 +- clang/lib/AST/ASTStructuralEquivalence.cpp | 6 +- clang/lib/AST/Decl.cpp | 1 - clang/lib/AST/DeclCXX.cpp | 109 +- clang/lib/AST/DeclPrinter.cpp | 22 +- clang/lib/AST/ExprConstant.cpp | 14 +- clang/lib/Basic/Targets/OSTargets.h | 31 + clang/lib/CodeGen/BackendUtil.cpp | 28 +- clang/lib/CodeGen/CGDeclCXX.cpp | 13 + clang/lib/CodeGen/CGObjCMac.cpp | 185 +- clang/lib/CodeGen/CodeGenFunction.cpp | 201 +- clang/lib/CodeGen/CodeGenModule.cpp | 209 +- clang/lib/CodeGen/CodeGenModule.h | 13 + clang/lib/CodeGen/ItaniumCXXABI.cpp | 15 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 9 +- clang/lib/Frontend/CompilerInvocation.cpp | 7 +- clang/lib/Frontend/InitPreprocessor.cpp | 5 +- clang/lib/Parse/ParseDecl.cpp | 58 +- clang/lib/Sema/DeclSpec.cpp | 28 +- clang/lib/Sema/SemaCodeComplete.cpp | 3 +- clang/lib/Sema/SemaDecl.cpp | 18 +- clang/lib/Sema/SemaDeclCXX.cpp | 59 +- clang/lib/Sema/SemaExpr.cpp | 4 +- clang/lib/Sema/SemaExprCXX.cpp | 24 +- clang/lib/Sema/SemaInit.cpp | 91 +- clang/lib/Sema/SemaLambda.cpp | 4 +- clang/lib/Sema/SemaLookup.cpp | 5 +- clang/lib/Sema/SemaOpenMP.cpp | 26 +- clang/lib/Sema/SemaOverload.cpp | 171 +- clang/lib/Sema/SemaTemplate.cpp | 16 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 53 +- clang/lib/Serialization/ASTReaderDecl.cpp | 9 +- clang/lib/Serialization/ASTWriter.cpp | 1 - clang/lib/Serialization/ASTWriterDecl.cpp | 24 +- .../test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p6.cpp | 4 +- clang/test/CXX/drs/dr13xx.cpp | 36 + clang/test/CXX/drs/dr18xx.cpp | 42 +- clang/test/CXX/temp/temp.deduct.guide/p1.cpp | 2 +- clang/test/CXX/temp/temp.deduct.guide/p3.cpp | 8 +- clang/test/CodeGenCXX/eh.cpp | 10 +- clang/test/CodeGenObjC/arc.m | 4 +- clang/test/CodeGenObjC/boxing.m | 12 +- clang/test/CodeGenObjC/exceptions-asm-attribute.m | 4 +- .../CodeGenObjC/externally-initialized-selectors.m | 7 +- .../forward-protocol-metadata-symbols.m | 12 +- clang/test/CodeGenObjC/instance-method-metadata.m | 2 +- clang/test/CodeGenObjC/interface-layout-64.m | 18 +- clang/test/CodeGenObjC/metadata-class-properties.m | 32 +- clang/test/CodeGenObjC/metadata-symbols-32.m | 4 +- clang/test/CodeGenObjC/metadata-symbols-64.m | 38 +- clang/test/CodeGenObjC/metadata_symbols.m | 4 +- clang/test/CodeGenObjC/mrc-weak.m | 4 +- clang/test/CodeGenObjC/non-lazy-classes.m | 4 +- .../private-extern-selector-reference.m | 2 +- clang/test/CodeGenObjC/property-category-impl.m | 6 +- clang/test/CodeGenObjC/property-list-in-class.m | 2 +- .../test/CodeGenObjC/property-list-in-extension.m | 4 +- clang/test/CodeGenObjC/protocol-comdat.m | 4 +- clang/test/CodeGenObjC/protocols.m | 12 +- clang/test/CodeGenObjC/section-name.m | 22 +- clang/test/CodeGenObjC/sections.m | 57 +- .../externally-initialized-selectors.mm | 7 +- clang/test/CodeGenObjCXX/mrc-weak.mm | 2 +- clang/test/CodeGenOpenCLCXX/addrspace-of-this.cl | 8 +- clang/test/CodeGenOpenCLCXX/global_init.cl | 11 + clang/test/Driver/XRay/xray-instrument-os.c | 2 +- clang/test/Driver/arm-cortex-cpus.c | 37 +- clang/test/OpenMP/parallel_messages.cpp | 22 + clang/test/PCH/cxx-explicit-specifier.cpp | 124 + clang/test/Parser/cxx-class.cpp | 13 + .../test/SemaCXX/builtin-is-constant-evaluated.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx11.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx1y.cpp | 2 +- clang/test/SemaCXX/cxx2a-compat.cpp | 20 + clang/test/SemaCXX/cxx2a-explicit-bool.cpp | 719 +++ clang/test/SemaCXX/explicit.cpp | 23 +- .../test/SemaCXX/warn-overaligned-type-thrown.cpp | 66 + clang/tools/driver/cc1as_main.cpp | 3 +- clang/unittests/AST/Language.cpp | 3 + clang/unittests/AST/Language.h | 1 + clang/unittests/AST/MatchVerifier.h | 4 + clang/unittests/AST/StructuralEquivalenceTest.cpp | 40 + clang/www/cxx_dr_status.html | 4824 ++++++++++---------- clang/www/cxx_status.html | 4 +- clang/www/make_cxx_dr_status | 12 +- compiler-rt/include/sanitizer/msan_interface.h | 3 + compiler-rt/lib/builtins/divdf3.c | 40 +- compiler-rt/lib/builtins/divsf3.c | 34 +- compiler-rt/lib/builtins/divtf3.c | 34 +- compiler-rt/lib/builtins/fp_add_impl.inc | 25 +- compiler-rt/lib/builtins/fp_extend_impl.inc | 12 +- compiler-rt/lib/builtins/fp_fixint_impl.inc | 2 +- compiler-rt/lib/builtins/fp_fixuint_impl.inc | 2 +- compiler-rt/lib/builtins/fp_mul_impl.inc | 31 +- compiler-rt/lib/builtins/fp_trunc_impl.inc | 16 +- compiler-rt/lib/fuzzer/FuzzerDataFlowTrace.cpp | 122 +- compiler-rt/lib/fuzzer/FuzzerDataFlowTrace.h | 78 +- compiler-rt/lib/fuzzer/FuzzerDriver.cpp | 78 +- compiler-rt/lib/fuzzer/FuzzerExtFunctions.def | 1 + compiler-rt/lib/fuzzer/FuzzerFlags.def | 6 +- compiler-rt/lib/fuzzer/FuzzerInternal.h | 6 +- compiler-rt/lib/fuzzer/FuzzerLoop.cpp | 45 +- compiler-rt/lib/fuzzer/FuzzerTracePC.cpp | 9 +- compiler-rt/lib/fuzzer/tests/FuzzerUnittest.cpp | 86 + compiler-rt/lib/msan/msan_interceptors.cc | 2 + compiler-rt/lib/msan/msan_interface_internal.h | 2 + .../lib/sanitizer_common/sanitizer_fuchsia.cc | 9 +- compiler-rt/test/fuzzer/MsanParamUnpoison.cpp | 28 + compiler-rt/test/fuzzer/OnlySomeBytesTest.cpp | 10 +- compiler-rt/test/fuzzer/SingleMemcmpTest.cpp | 3 +- compiler-rt/test/fuzzer/dataflow.test | 2 +- compiler-rt/test/fuzzer/msan-param-unpoison.test | 5 + compiler-rt/test/fuzzer/only-some-bytes.test | 13 +- compiler-rt/test/fuzzer/value-profile-mem.test | 3 +- compiler-rt/test/msan/unpoison_param.cc | 51 + compiler-rt/test/tsan/libdispatch/io-race.c | 2 - lld/COFF/Chunks.cpp | 53 +- lld/COFF/Chunks.h | 4 - lld/COFF/DLL.cpp | 83 +- lld/COFF/PDB.cpp | 10 +- lld/COFF/Writer.cpp | 11 +- lld/ELF/SyntheticSections.h | 2 +- lld/ELF/Writer.cpp | 42 +- lld/test/wasm/pie.ll | 4 +- lld/test/wasm/shared.ll | 21 +- lld/wasm/Writer.cpp | 44 +- lldb/docs/index.rst | 1 + lldb/docs/use/python-reference.rst | 822 ++++ lldb/include/lldb/Core/Disassembler.h | 26 +- lldb/lit/Breakpoint/Inputs/jitbp.cpp | 2 + lldb/lit/Breakpoint/case-sensitive.test | 2 +- lldb/lit/Breakpoint/jitbp_elf.test | 12 + lldb/lit/BuildScript/compiler-full-path.test | 10 + lldb/lit/helper/build.py | 12 +- lldb/lit/helper/toolchain.py | 2 +- .../TestRequireHWBreakpoints.py | 7 +- .../lldbsuite/test/tools/lldb-vscode/attach/main.c | 11 +- lldb/source/Core/Disassembler.cpp | 5 +- lldb/source/Plugins/JITLoader/GDB/JITLoaderGDB.cpp | 4 + .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 2 +- lldb/source/Symbol/ClangASTContext.cpp | 8 +- lldb/source/Target/Process.cpp | 3 +- lldb/source/Target/ThreadPlanStepRange.cpp | 7 +- llvm/docs/CommandGuide/llvm-mca.rst | 52 +- llvm/include/llvm/ADT/SmallVector.h | 4 +- llvm/include/llvm/ADT/Triple.h | 5 + llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 7 + llvm/include/llvm/IR/Statepoint.h | 7 +- llvm/include/llvm/ObjectYAML/MinidumpYAML.h | 70 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 5 + llvm/lib/CodeGen/CodeGenPrepare.cpp | 4 +- llvm/lib/CodeGen/LiveDebugVariables.cpp | 3 +- llvm/lib/CodeGen/MIRParser/MIParser.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 11 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 2 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 2 +- .../lib/ExecutionEngine/JITLink/JITLinkGeneric.cpp | 20 +- .../JITLink/MachOAtomGraphBuilder.cpp | 6 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 18 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 2 +- .../PerfJITEvents/PerfJITEventListener.cpp | 6 +- llvm/lib/ObjectYAML/MinidumpYAML.cpp | 126 +- llvm/lib/Passes/PassRegistry.def | 5 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 8 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 17 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp | 5 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 5 +- llvm/lib/Target/ARM/ARMCodeGenPrepare.cpp | 22 +- llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp | 10 +- llvm/lib/Target/TargetMachine.cpp | 6 +- .../Target/WebAssembly/known_gcc_test_failures.txt | 1 - llvm/lib/Target/X86/X86DiscriminateMemOps.cpp | 5 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 94 +- llvm/lib/Target/X86/X86ScheduleBdVer2.td | 512 ++- llvm/lib/Target/X86/X86WinAllocaExpander.cpp | 20 +- llvm/lib/Transforms/Utils/Local.cpp | 24 +- llvm/test/CodeGen/AMDGPU/add3.ll | 53 + llvm/test/CodeGen/AMDGPU/add_shl.ll | 31 + llvm/test/CodeGen/AMDGPU/and_or.ll | 31 + llvm/test/CodeGen/AMDGPU/or3.ll | 26 + llvm/test/CodeGen/AMDGPU/shl_add.ll | 26 + llvm/test/CodeGen/AMDGPU/shl_or.ll | 41 + llvm/test/CodeGen/AMDGPU/xor3.ll | 167 + llvm/test/CodeGen/AMDGPU/xor_add.ll | 26 + llvm/test/CodeGen/ARM/CGP/arm-cgp-casts.ll | 44 +- llvm/test/CodeGen/ARM/CGP/arm-cgp-signed.ll | 25 + .../CodeGen/ARM/GlobalISel/arm-regbankselect.mir | 46 +- .../PowerPC/use-cr-result-of-dom-icmp-st.ll | 576 +++ llvm/test/CodeGen/WebAssembly/call-pic.ll | 2 +- llvm/test/CodeGen/X86/atomic-idempotent.ll | 88 +- llvm/test/CodeGen/X86/avx2-phaddsub.ll | 30 +- .../X86/discriminate-mem-ops-missing-info.ll | 55 + llvm/test/CodeGen/X86/haddsub-shuf.ll | 658 +-- llvm/test/CodeGen/X86/haddsub-undef.ll | 149 +- llvm/test/CodeGen/X86/haddsub.ll | 273 +- llvm/test/CodeGen/X86/phaddsub.ll | 497 +- llvm/test/CodeGen/X86/vector-shuffle-combining.ll | 39 +- .../JITLink/X86/MachO_x86-64_relocations.s | 16 +- llvm/test/MC/AArch64/size-directive.s | 39 + llvm/test/ThinLTO/X86/strong_non_prevailing.ll | 4 +- .../LoopVectorize/X86/masked_load_store.ll | 4776 ++++++++----------- .../MergeICmps/X86/alias-merge-blocks.ll | 31 +- llvm/test/Transforms/MergeICmps/X86/atomic.ll | 22 +- .../MergeICmps/X86/entry-block-shuffled.ll | 45 +- .../Transforms/MergeICmps/X86/gep-used-outside.ll | 35 +- .../Transforms/MergeICmps/X86/int64-and-ptr.ll | 3 +- .../MergeICmps/X86/last-block-produce-no-value.ll | 26 +- llvm/test/Transforms/MergeICmps/X86/lit.local.cfg | 1 - .../MergeICmps/X86/multiple-blocks-does-work.ll | 54 +- .../Transforms/MergeICmps/X86/pair-int32-int32.ll | 53 +- .../MergeICmps/X86/split-block-does-work.ll | 94 +- .../Transforms/MergeICmps/X86/two-complex-bb.ll | 26 +- llvm/test/Transforms/MergeICmps/X86/volatile.ll | 23 +- .../X86/Inputs/statistics-fib.split-dwarf.s | 1359 ++++++ .../tools/llvm-dwarfdump/X86/statistics-dwo.test | 96 + llvm/test/tools/llvm-mca/X86/BdVer2/add-sequence.s | 92 +- .../llvm-mca/X86/BdVer2/clear-super-register-1.s | 36 +- .../llvm-mca/X86/BdVer2/clear-super-register-2.s | 152 +- .../llvm-mca/X86/BdVer2/dependency-breaking-cmp.s | 34 +- .../X86/BdVer2/dependency-breaking-pcmpeq.s | 60 +- .../X86/BdVer2/dependency-breaking-pcmpgt.s | 6 +- .../X86/BdVer2/dependency-breaking-sbb-2.s | 46 +- .../llvm-mca/X86/BdVer2/dependent-pmuld-paddd.s | 12 +- llvm/test/tools/llvm-mca/X86/BdVer2/dot-product.s | 42 +- .../llvm-mca/X86/BdVer2/hadd-read-after-ld-1.s | 6 +- .../llvm-mca/X86/BdVer2/hadd-read-after-ld-2.s | 6 +- .../llvm-mca/X86/BdVer2/instruction-info-view.s | 12 +- .../llvm-mca/X86/BdVer2/int-to-fpu-forwarding-1.s | 48 +- .../llvm-mca/X86/BdVer2/int-to-fpu-forwarding-2.s | 60 +- .../llvm-mca/X86/BdVer2/int-to-fpu-forwarding-3.s | 16 +- .../tools/llvm-mca/X86/BdVer2/load-store-alias.s | 36 +- .../tools/llvm-mca/X86/BdVer2/load-throughput.s | 399 +- .../tools/llvm-mca/X86/BdVer2/memcpy-like-test.s | 74 +- llvm/test/tools/llvm-mca/X86/BdVer2/one-idioms.s | 112 +- .../llvm-mca/X86/BdVer2/partial-reg-update-2.s | 4 +- .../llvm-mca/X86/BdVer2/partial-reg-update-3.s | 16 +- .../llvm-mca/X86/BdVer2/partial-reg-update-4.s | 48 +- .../llvm-mca/X86/BdVer2/partial-reg-update-5.s | 24 +- .../llvm-mca/X86/BdVer2/partial-reg-update-6.s | 48 +- .../tools/llvm-mca/X86/BdVer2/partial-reg-update.s | 8 +- llvm/test/tools/llvm-mca/X86/BdVer2/pipes-fpu.s | 88 +- llvm/test/tools/llvm-mca/X86/BdVer2/pr37790.s | 4 +- llvm/test/tools/llvm-mca/X86/BdVer2/rank.s | 110 +- .../tools/llvm-mca/X86/BdVer2/rcu-statistics.s | 4 +- .../tools/llvm-mca/X86/BdVer2/read-advance-1.s | 4 +- .../tools/llvm-mca/X86/BdVer2/read-advance-2.s | 20 +- .../tools/llvm-mca/X86/BdVer2/read-advance-3.s | 12 +- .../llvm-mca/X86/BdVer2/reg-move-elimination-1.s | 42 +- .../llvm-mca/X86/BdVer2/reg-move-elimination-2.s | 108 +- .../llvm-mca/X86/BdVer2/reg-move-elimination-3.s | 92 +- .../llvm-mca/X86/BdVer2/reg-move-elimination-4.s | 68 +- .../llvm-mca/X86/BdVer2/reg-move-elimination-5.s | 68 +- .../tools/llvm-mca/X86/BdVer2/register-files-5.s | 130 +- .../tools/llvm-mca/X86/BdVer2/resources-3dnow.s | 118 +- .../test/tools/llvm-mca/X86/BdVer2/resources-adx.s | 18 +- .../test/tools/llvm-mca/X86/BdVer2/resources-aes.s | 26 +- .../tools/llvm-mca/X86/BdVer2/resources-avx1.s | 2296 +++++----- .../tools/llvm-mca/X86/BdVer2/resources-bmi1.s | 106 +- .../llvm-mca/X86/BdVer2/resources-clflushopt.s | 6 +- .../tools/llvm-mca/X86/BdVer2/resources-cmov.s | 194 +- .../tools/llvm-mca/X86/BdVer2/resources-cmpxchg.s | 10 +- .../tools/llvm-mca/X86/BdVer2/resources-f16c.s | 26 +- .../test/tools/llvm-mca/X86/BdVer2/resources-fma.s | 770 ++-- .../tools/llvm-mca/X86/BdVer2/resources-fma4.s | 386 +- .../tools/llvm-mca/X86/BdVer2/resources-lzcnt.s | 26 +- .../test/tools/llvm-mca/X86/BdVer2/resources-mmx.s | 302 +- .../tools/llvm-mca/X86/BdVer2/resources-movbe.s | 14 +- .../tools/llvm-mca/X86/BdVer2/resources-pclmul.s | 10 +- .../tools/llvm-mca/X86/BdVer2/resources-popcnt.s | 26 +- .../llvm-mca/X86/BdVer2/resources-prefetchw.s | 10 +- .../tools/llvm-mca/X86/BdVer2/resources-sse1.s | 362 +- .../tools/llvm-mca/X86/BdVer2/resources-sse2.s | 904 ++-- .../tools/llvm-mca/X86/BdVer2/resources-sse3.s | 70 +- .../tools/llvm-mca/X86/BdVer2/resources-sse41.s | 348 +- .../tools/llvm-mca/X86/BdVer2/resources-sse42.s | 64 +- .../tools/llvm-mca/X86/BdVer2/resources-sse4a.s | 18 +- .../tools/llvm-mca/X86/BdVer2/resources-ssse3.s | 218 +- .../test/tools/llvm-mca/X86/BdVer2/resources-tbm.s | 162 +- .../tools/llvm-mca/X86/BdVer2/resources-x86_32.s | 10 +- .../tools/llvm-mca/X86/BdVer2/resources-x86_64.s | 2348 +++++----- .../test/tools/llvm-mca/X86/BdVer2/resources-x87.s | 214 +- .../test/tools/llvm-mca/X86/BdVer2/resources-xop.s | 546 +-- .../llvm-mca/X86/BdVer2/scheduler-queue-usage.s | 12 +- llvm/test/tools/llvm-mca/X86/BdVer2/simple-test.s | 8 +- .../tools/llvm-mca/X86/BdVer2/store-throughput.s | 140 +- .../X86/BdVer2/vec-logic-read-after-ld-1.s | 4 +- .../X86/BdVer2/vec-logic-read-after-ld-2.s | 4 +- .../llvm-mca/X86/BdVer2/xop-super-registers-1.s | 72 +- .../llvm-mca/X86/BdVer2/xop-super-registers-2.s | 70 +- .../llvm-mca/X86/BdVer2/zero-idioms-avx-256.s | 112 +- llvm/test/tools/llvm-mca/X86/BdVer2/zero-idioms.s | 278 +- llvm/test/tools/llvm-mca/X86/bextr-read-after-ld.s | 6 +- llvm/test/tools/llvm-mca/X86/cpus.s | 2 +- llvm/test/tools/llvm-mca/X86/llvm-mca-markers-10.s | 110 + llvm/test/tools/llvm-mca/X86/llvm-mca-markers-11.s | 13 + llvm/test/tools/llvm-mca/X86/llvm-mca-markers-12.s | 13 + llvm/test/tools/llvm-mca/X86/llvm-mca-markers-6.s | 8 +- llvm/test/tools/llvm-mca/X86/llvm-mca-markers-7.s | 5 +- llvm/test/tools/llvm-mca/X86/llvm-mca-markers-8.s | 10 + llvm/test/tools/llvm-mca/X86/llvm-mca-markers-9.s | 110 + llvm/test/tools/llvm-mca/X86/read-after-ld-1.s | 2 +- .../llvm-mca/X86/variable-blend-read-after-ld-1.s | 2 +- .../llvm-mca/X86/variable-blend-read-after-ld-2.s | 2 +- .../llvm-nm/X86/Inputs/init-fini.out.elf-x86_64 | Bin 904 -> 0 bytes llvm/test/tools/llvm-nm/X86/init-fini.test | 8 - llvm/test/tools/llvm-nm/data.test | 43 + llvm/test/tools/llvm-nm/linker-synthesized.test | 57 + llvm/test/tools/llvm-nm/nobits.test | 35 + llvm/test/tools/llvm-nm/nonalloc.test | 17 + llvm/test/tools/llvm-nm/readonly.test | 43 + llvm/test/tools/obj2yaml/basic-minidump.yaml | 82 +- llvm/tools/llvm-cxxfilt/llvm-cxxfilt.cpp | 19 +- llvm/tools/llvm-dwarfdump/Statistics.cpp | 2 +- llvm/tools/llvm-mca/CodeRegion.cpp | 96 +- llvm/tools/llvm-mca/CodeRegion.h | 8 +- llvm/tools/llvm-mca/CodeRegionGenerator.cpp | 6 +- llvm/tools/llvm-mca/llvm-mca.cpp | 5 + llvm/tools/llvm-nm/llvm-nm.cpp | 27 +- llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 3 + llvm/utils/lit/lit/llvm/config.py | 2 +- llvm/utils/lit/tests/shtest-timeout.py | 4 +- 352 files changed, 19475 insertions(+), 14745 deletions(-) create mode 100644 clang/test/CodeGenOpenCLCXX/global_init.cl create mode 100644 clang/test/PCH/cxx-explicit-specifier.cpp create mode 100644 clang/test/SemaCXX/cxx2a-explicit-bool.cpp create mode 100644 clang/test/SemaCXX/warn-overaligned-type-thrown.cpp create mode 100644 compiler-rt/test/fuzzer/MsanParamUnpoison.cpp create mode 100644 compiler-rt/test/fuzzer/msan-param-unpoison.test create mode 100644 compiler-rt/test/msan/unpoison_param.cc create mode 100644 lldb/docs/use/python-reference.rst create mode 100644 lldb/lit/Breakpoint/Inputs/jitbp.cpp create mode 100644 lldb/lit/Breakpoint/jitbp_elf.test create mode 100644 lldb/lit/BuildScript/compiler-full-path.test create mode 100644 llvm/test/CodeGen/AMDGPU/xor3.ll create mode 100644 llvm/test/CodeGen/PowerPC/use-cr-result-of-dom-icmp-st.ll create mode 100644 llvm/test/CodeGen/X86/discriminate-mem-ops-missing-info.ll create mode 100644 llvm/test/MC/AArch64/size-directive.s create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/Inputs/statistics-fib.split-dwarf.s create mode 100644 llvm/test/tools/llvm-dwarfdump/X86/statistics-dwo.test create mode 100644 llvm/test/tools/llvm-mca/X86/llvm-mca-markers-10.s create mode 100644 llvm/test/tools/llvm-mca/X86/llvm-mca-markers-11.s create mode 100644 llvm/test/tools/llvm-mca/X86/llvm-mca-markers-12.s create mode 100644 llvm/test/tools/llvm-mca/X86/llvm-mca-markers-8.s create mode 100644 llvm/test/tools/llvm-mca/X86/llvm-mca-markers-9.s delete mode 100755 llvm/test/tools/llvm-nm/X86/Inputs/init-fini.out.elf-x86_64 delete mode 100644 llvm/test/tools/llvm-nm/X86/init-fini.test create mode 100644 llvm/test/tools/llvm-nm/data.test create mode 100644 llvm/test/tools/llvm-nm/linker-synthesized.test create mode 100644 llvm/test/tools/llvm-nm/nobits.test create mode 100644 llvm/test/tools/llvm-nm/nonalloc.test create mode 100644 llvm/test/tools/llvm-nm/readonly.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz updated (33647a7294 -> 44ac6ee97a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz in repository toolchain/ci/glibc. from 33647a7294 support: Add xclock_gettime adds 252296c625 powerpc: floor/floorf refactor adds a1cb1888b7 powerpc: round/roundf refactor adds ae45cf84af powerpc: trunc/truncf refactor adds 18aa51ee0d Move nptl/tst-eintr1 to xtests adds 5198399651 support: Add timespec.h adds d8e0b901a4 nptl: Convert tst-cond11.c to use libsupport adds 40d0816faa nptl: Use recent additions to libsupport in tst-sem5 adds 495514eec7 nptl: Convert some rwlock tests to use libsupport adds 44ac6ee97a nptl/tst-abstime: Use libsupport No new revisions were added by this update. Summary of changes: ChangeLog | 199 +++++++++++++++++++++ nptl/Makefile | 7 +- nptl/tst-abstime.c | 70 ++------ nptl/tst-cond11.c | 169 ++++------------- nptl/tst-rwlock14.c | 122 ++----------- nptl/tst-rwlock6.c | 146 +++------------ nptl/tst-rwlock7.c | 119 +++--------- nptl/tst-rwlock9.c | 96 +++------- nptl/tst-sem5.c | 21 +-- support/Makefile | 3 + support/README | 5 + support/timespec-add.c | 71 ++++++++ support/timespec-sub.c | 71 ++++++++ support/timespec.c | 58 ++++++ support/timespec.h | 79 ++++++++ sysdeps/powerpc/fpu/round_to_integer.h | 24 ++- sysdeps/powerpc/fpu/s_floor.c | 35 ++++ sysdeps/powerpc/fpu/s_floorf.c | 35 ++++ sysdeps/powerpc/fpu/s_round.c | 35 ++++ sysdeps/powerpc/fpu/s_roundf.c | 35 ++++ sysdeps/powerpc/fpu/s_trunc.c | 35 ++++ sysdeps/powerpc/fpu/s_truncf.c | 35 ++++ sysdeps/powerpc/powerpc32/fpu/s_floor.S | 76 -------- sysdeps/powerpc/powerpc32/fpu/s_floorf.S | 76 -------- sysdeps/powerpc/powerpc32/fpu/s_round.S | 97 ---------- sysdeps/powerpc/powerpc32/fpu/s_roundf.S | 96 ---------- sysdeps/powerpc/powerpc32/fpu/s_trunc.S | 83 --------- sysdeps/powerpc/powerpc32/fpu/s_truncf.S | 83 --------- .../power4/fpu/multiarch/s_floor-power5+.S | 33 ---- .../power4/fpu/multiarch/s_floor-power5+.c | 3 + .../powerpc32/power4/fpu/multiarch/s_floor-ppc32.S | 31 ---- .../powerpc32/power4/fpu/multiarch/s_floor-ppc32.c | 3 + .../power4/fpu/multiarch/s_floorf-power5+.S | 26 --- .../power4/fpu/multiarch/s_floorf-power5+.c | 3 + .../power4/fpu/multiarch/s_floorf-ppc32.S | 27 --- .../power4/fpu/multiarch/s_floorf-ppc32.c | 3 + .../power4/fpu/multiarch/s_round-power5+.S | 33 ---- .../power4/fpu/multiarch/s_round-power5+.c | 3 + .../powerpc32/power4/fpu/multiarch/s_round-ppc32.S | 31 ---- .../powerpc32/power4/fpu/multiarch/s_round-ppc32.c | 3 + .../power4/fpu/multiarch/s_roundf-power5+.S | 26 --- .../power4/fpu/multiarch/s_roundf-power5+.c | 3 + .../power4/fpu/multiarch/s_roundf-ppc32.S | 27 --- .../power4/fpu/multiarch/s_roundf-ppc32.c | 3 + .../power4/fpu/multiarch/s_trunc-power5+.S | 33 ---- .../power4/fpu/multiarch/s_trunc-power5+.c | 3 + .../powerpc32/power4/fpu/multiarch/s_trunc-ppc32.S | 31 ---- .../powerpc32/power4/fpu/multiarch/s_trunc-ppc32.c | 3 + .../power4/fpu/multiarch/s_truncf-power5+.S | 26 --- .../power4/fpu/multiarch/s_truncf-power5+.c | 3 + .../power4/fpu/multiarch/s_truncf-ppc32.S | 27 --- .../power4/fpu/multiarch/s_truncf-ppc32.c | 3 + sysdeps/powerpc/powerpc32/power5+/fpu/s_floor.S | 29 --- sysdeps/powerpc/powerpc32/power5+/fpu/s_floorf.S | 30 ---- sysdeps/powerpc/powerpc32/power5+/fpu/s_round.S | 29 --- sysdeps/powerpc/powerpc32/power5+/fpu/s_roundf.S | 30 ---- sysdeps/powerpc/powerpc32/power5+/fpu/s_trunc.S | 29 --- sysdeps/powerpc/powerpc32/power5+/fpu/s_truncf.S | 30 ---- .../powerpc/powerpc64/be/fpu/multiarch/Makefile | 20 ++- .../powerpc64/be/fpu/multiarch/s_floor-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_floor-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_floor.c | 0 .../powerpc64/be/fpu/multiarch/s_floorf-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_floorf-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_floorf.c | 0 .../powerpc64/be/fpu/multiarch/s_round-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_round-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_round.c | 0 .../powerpc64/be/fpu/multiarch/s_roundf-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_roundf-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_roundf.c | 2 - .../powerpc64/be/fpu/multiarch/s_trunc-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_trunc-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_trunc.c | 0 .../powerpc64/be/fpu/multiarch/s_truncf-power5+.c | 3 + .../powerpc64/be/fpu/multiarch/s_truncf-ppc64.c | 3 + .../powerpc64/{ => be}/fpu/multiarch/s_truncf.c | 2 - sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile | 4 - .../powerpc64/fpu/multiarch/s_floor-power5+.S | 30 ---- .../powerpc64/fpu/multiarch/s_floor-ppc64.S | 30 ---- .../powerpc64/fpu/multiarch/s_floorf-power5+.S | 24 --- .../powerpc64/fpu/multiarch/s_floorf-ppc64.S | 24 --- .../powerpc64/fpu/multiarch/s_round-power5+.S | 30 ---- .../powerpc64/fpu/multiarch/s_round-ppc64.S | 30 ---- .../powerpc64/fpu/multiarch/s_roundf-power5+.S | 24 --- .../powerpc64/fpu/multiarch/s_roundf-ppc64.S | 24 --- .../powerpc64/fpu/multiarch/s_trunc-power5+.S | 30 ---- .../powerpc64/fpu/multiarch/s_trunc-ppc64.S | 30 ---- .../powerpc64/fpu/multiarch/s_truncf-power5+.S | 24 --- .../powerpc64/fpu/multiarch/s_truncf-ppc64.S | 24 --- sysdeps/powerpc/powerpc64/fpu/s_floor.S | 65 ------- sysdeps/powerpc/powerpc64/fpu/s_floorf.S | 67 ------- sysdeps/powerpc/powerpc64/fpu/s_round.S | 80 --------- sysdeps/powerpc/powerpc64/fpu/s_roundf.S | 82 --------- sysdeps/powerpc/powerpc64/fpu/s_trunc.S | 72 -------- sysdeps/powerpc/powerpc64/fpu/s_truncf.S | 74 -------- sysdeps/powerpc/powerpc64/power5+/fpu/s_floor.S | 30 ---- sysdeps/powerpc/powerpc64/power5+/fpu/s_floorf.S | 31 ---- sysdeps/powerpc/powerpc64/power5+/fpu/s_round.S | 30 ---- sysdeps/powerpc/powerpc64/power5+/fpu/s_roundf.S | 31 ---- sysdeps/powerpc/powerpc64/power5+/fpu/s_trunc.S | 30 ---- sysdeps/powerpc/powerpc64/power5+/fpu/s_truncf.S | 31 ---- 102 files changed, 972 insertions(+), 2584 deletions(-) create mode 100644 support/timespec-add.c create mode 100644 support/timespec-sub.c create mode 100644 support/timespec.c create mode 100644 support/timespec.h create mode 100644 sysdeps/powerpc/fpu/s_floor.c create mode 100644 sysdeps/powerpc/fpu/s_floorf.c create mode 100644 sysdeps/powerpc/fpu/s_round.c create mode 100644 sysdeps/powerpc/fpu/s_roundf.c create mode 100644 sysdeps/powerpc/fpu/s_trunc.c create mode 100644 sysdeps/powerpc/fpu/s_truncf.c delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_floor.S delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_floorf.S delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_round.S delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_roundf.S delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_trunc.S delete mode 100644 sysdeps/powerpc/powerpc32/fpu/s_truncf.S delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floor-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floor-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floor-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floor-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floorf-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floorf-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floorf-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_floorf-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_round-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_round-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_round-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_round-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_roundf-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_roundf-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_roundf-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_roundf-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_trunc-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_trunc-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_trunc-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_trunc-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_truncf-power5+.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_truncf-power5+.c delete mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_truncf-ppc32.S create mode 100644 sysdeps/powerpc/powerpc32/power4/fpu/multiarch/s_truncf-ppc32.c delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_floor.S delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_floorf.S delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_round.S delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_roundf.S delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_trunc.S delete mode 100644 sysdeps/powerpc/powerpc32/power5+/fpu/s_truncf.S create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_floor-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_floor-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_floor.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_floorf-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_floorf-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_floorf.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_round-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_round-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_round.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_roundf-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_roundf-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_roundf.c (95%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_trunc-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_trunc-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_trunc.c (100%) create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_truncf-power5+.c create mode 100644 sysdeps/powerpc/powerpc64/be/fpu/multiarch/s_truncf-ppc64.c rename sysdeps/powerpc/powerpc64/{ => be}/fpu/multiarch/s_truncf.c (95%) delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_floor-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_floor-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_floorf-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_floorf-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_round-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_round-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_roundf-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_roundf-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_trunc-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_trunc-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_truncf-power5+.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/multiarch/s_truncf-ppc64.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_floor.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_floorf.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_round.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_roundf.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_trunc.S delete mode 100644 sysdeps/powerpc/powerpc64/fpu/s_truncf.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_floor.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_floorf.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_round.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_roundf.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_trunc.S delete mode 100644 sysdeps/powerpc/powerpc64/power5+/fpu/s_truncf.S -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz updated (046ae677a46 -> 16b2a83e39d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz in repository toolchain/ci/gcc. from 046ae677a46 Daily bump. adds d084c5ba104 2019-05-09 François Dumont <fdumont(a)gcc.gnu.org> adds 679a49952fe [PR89221] Continue to default to '--disable-frame-pointer' [...] adds 3f81dbf1e29 Clean up MPX-related stuff: CIF_CHKP adds 392fe76ad32 2019-05-09 Richard Biener <rguenther(a)suse.de> adds 456e9a34614 /cp 2019-05-09 Paolo Carlini <paolo.carlini(a)oracle.com> adds b10d8303590 2019-05-09 Paolo Carlini <paolo.carlini(a)oracle.com> adds 6b33947d4a0 Support profile (BB counts and edge probabilities) in GIMPLE FE. adds 4fba5dda7c8 Support {MIN,MAX}_EXPR in GIMPLE FE. adds 90e0a2f53ab [arm] PR target/90405 fix regression for thumb1 with -mtpcs [...] adds d3d76d7813f [arm] PR target/90405 New test. adds e6cd59924ab sel-sched: allow negative insn priority (PR 88879) adds dbbe83a2086 2019-05-09 Bill Schmidt <wschmidt(a)linux.ibm.com> adds e2b25cf3799 compiler: avoid copy for string([]byte) conversion used [...] adds 368db9a9698 * de.po, fr.po: Update. adds b983777199b combine: Don't generate IF_THEN_ELSE adds 16b2a83e39d Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 63 +++++++ gcc/DATESTAMP | 2 +- gcc/c/ChangeLog | 29 ++++ gcc/c/c-parser.c | 3 +- gcc/c/c-tree.h | 2 + gcc/c/gimple-parser.c | 221 ++++++++++++++++++++++--- gcc/c/gimple-parser.h | 3 +- gcc/cif-code.def | 4 - gcc/combine.c | 8 - gcc/config/arm/arm.c | 110 +++++-------- gcc/configure | 4 +- gcc/configure.ac | 4 +- gcc/cp/ChangeLog | 9 + gcc/cp/decl.c | 4 +- gcc/doc/loop.texi | 5 +- gcc/gimple-pretty-print.c | 28 +++- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/expressions.cc | 7 + gcc/go/gofrontend/statements.cc | 7 + gcc/params.def | 6 + gcc/po/ChangeLog | 4 + gcc/po/de.po | 85 ++++------ gcc/po/fr.po | 84 ++++------ gcc/predict.c | 4 +- gcc/profile-count.c | 88 +++++----- gcc/profile-count.h | 22 ++- gcc/sel-sched.c | 2 - gcc/testsuite/ChangeLog | 31 ++++ gcc/testsuite/g++.dg/diagnostic/trailing1.C | 5 - gcc/testsuite/gcc.dg/gimplefe-37.c | 27 +++ gcc/testsuite/gcc.dg/gimplefe-38.c | 27 +++ gcc/testsuite/gcc.dg/gimplefe-39.c | 21 +++ gcc/testsuite/gcc.dg/torture/pr90395.c | 12 ++ gcc/testsuite/gcc.target/arm/pr90405.c | 28 ++++ gcc/testsuite/go.dg/mapstring.go | 11 ++ gcc/tree-cfg.c | 26 ++- gcc/tree-ssa-forwprop.c | 1 + libstdc++-v3/ChangeLog | 19 +++ libstdc++-v3/include/bits/stl_deque.h | 247 +++++++++++++--------------- 39 files changed, 853 insertions(+), 412 deletions(-) delete mode 100644 gcc/testsuite/g++.dg/diagnostic/trailing1.C create mode 100644 gcc/testsuite/gcc.dg/gimplefe-37.c create mode 100644 gcc/testsuite/gcc.dg/gimplefe-38.c create mode 100644 gcc/testsuite/gcc.dg/gimplefe-39.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr90395.c create mode 100644 gcc/testsuite/gcc.target/arm/pr90405.c create mode 100644 gcc/testsuite/go.dg/mapstring.go -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz updated (b42560a241 -> f3e606a3db)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-Oz in repository toolchain/ci/binutils-gdb. from b42560a241 Automatic date update in version.in adds dd3189990b Use the correct names for the init and fini array start symb [...] adds 7ce2460a77 [binutils][aarch64] SVE2 feature extension flags. adds 5cd9975095 [binutils][aarch64] Allow movprfx for SVE2 instructions. adds adccc50753 [binutils][aarch64] Introduce SVE_IMM_ROT3 operand. adds 3bd82c86f0 [binutils][aarch64] New iclass sve_size_hsd2. adds 116adc2747 [binutils][aarch64] New SVE_Zm3_11_INDEX operand. adds c469c86473 [binutils][aarch64] New SVE_ADDR_ZX operand. adds 0a57e14ffa [binutils][aarch64] New sve_size_sd2 iclass. adds 3c705960ca [binutils][aarch64] New sve_size_bh iclass. adds cd50a87ae2 [binutils][aarch64] New sve_size_013 iclass. adds 3c17238bc9 [binutils][aarch64] New SVE_SHRIMM_UNPRED_22 operand. adds 1be5f94f9c [binutils][aarch64] New sve_shift_tsz_bhsd iclass. adds 31e36ab341 [binutils][aarch64] New SVE_Zm4_11_INDEX operand. adds fd1dc4a0c1 [binutils][aarch64] New sve_size_tsz_bhs iclass. adds 28ed815ad2 [binutils][aarch64] New SVE_SHLIMM_UNPRED_22 operand. adds 42e6288f9f [binutils][aarch64] Add SVE2 instructions. adds e111c7d1eb [binutils][aarch64] Add SVE2 tests adds 63b667adb4 [gdb/testsuite] Fix gdb.arch/amd64-tailcall-self.S adds 8de09632ff [gas][testsuite] Don't specify arch in testsuite output adds bda678b9e5 Update printing of optional operands during disassembly. adds f3e606a3db Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gas/ChangeLog | 55 + gas/config/tc-aarch64.c | 70 +- gas/doc/c-aarch64.texi | 10 + gas/testsuite/gas/aarch64/illegal-sve2-aes.d | 20 + gas/testsuite/gas/aarch64/illegal-sve2-bitperm.d | 19 + gas/testsuite/gas/aarch64/illegal-sve2-sha3.d | 6 + gas/testsuite/gas/aarch64/illegal-sve2-sm4.d | 8 + gas/testsuite/gas/aarch64/illegal-sve2-sve1ext.d | 4 + gas/testsuite/gas/aarch64/illegal-sve2-sve1ext.l | 128 + gas/testsuite/gas/aarch64/illegal-sve2.d | 4 + gas/testsuite/gas/aarch64/illegal-sve2.l | 3322 +++++++ gas/testsuite/gas/aarch64/illegal-sve2.s | 2062 ++++ gas/testsuite/gas/aarch64/sve1-extended-sve2.s | 137 + gas/testsuite/gas/aarch64/sve2.d | 1301 +++ gas/testsuite/gas/aarch64/sve2.s | 1595 ++++ gas/testsuite/gas/ppc/476.d | 4 +- gas/testsuite/gas/ppc/power6.d | 4 +- gdb/testsuite/ChangeLog | 5 + gdb/testsuite/gdb.arch/amd64-tailcall-self.S | 24 +- include/ChangeLog | 60 + include/opcode/aarch64.h | 20 + ld/ChangeLog | 5 + ld/scripttempl/pru.sc | 4 +- opcodes/ChangeLog | 166 + opcodes/aarch64-asm-2.c | 84 +- opcodes/aarch64-asm.c | 31 +- opcodes/aarch64-dis-2.c | 10353 ++++++++++++++------- opcodes/aarch64-dis.c | 55 + opcodes/aarch64-opc-2.c | 10 +- opcodes/aarch64-opc.c | 54 +- opcodes/aarch64-opc.h | 6 + opcodes/aarch64-tbl.h | 476 +- opcodes/ppc-dis.c | 17 +- 34 files changed, 16453 insertions(+), 3668 deletions(-) create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-aes.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-bitperm.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-sha3.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-sm4.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-sve1ext.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2-sve1ext.l create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2.d create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2.l create mode 100644 gas/testsuite/gas/aarch64/illegal-sve2.s create mode 100644 gas/testsuite/gas/aarch64/sve1-extended-sve2.s create mode 100644 gas/testsuite/gas/aarch64/sve2.d create mode 100644 gas/testsuite/gas/aarch64/sve2.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig updated (2067b74eb39 -> a7f56a9bf34)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig in repository toolchain/ci/gcc. from 2067b74eb39 Daily bump. adds a7f56a9bf34 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years, 6 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2019