Tcwg-commits December 2019

tcwg-commits@lists.linaro.org

5 participants
9704 discussions

[gcc] branch master updated (09261b9be2f -> f072cb86e3b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 09261b9be2f Fix macro reference in gthr-vxworks-tls.c new 8ba90d1382a Improve VxWorks GTHREAD_ONCE_INIT new bdc7738bb12 Improve recursion protection for VxWorks limits.h new 52a91c9b12b Define STARTFILE_PREFIX_SPEC for powerpc VxWorks < 7 new f072cb86e3b Identify sections in vx-common.h The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 16 ++++++++++++++++ gcc/config/rs6000/vxworks.h | 7 +++++++ gcc/config/t-vxworks | 37 ++++++++++++++++++++++++++++++++++--- gcc/config/vx-common.h | 20 ++++++++++++++------ libgcc/ChangeLog | 5 +++++ libgcc/config/gthr-vxworks.h | 2 +- 6 files changed, 77 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (6991d5728f1 -> 6bd1fcd7959)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/llvm-project. from 6991d5728f1 [lldb][NFC] Make integer types functions in ClangASTContext [...] adds b1fb07ddbaa [lldb][NFC] Simplify ClangASTContext::GetTypeForDecl adds 5edb40c0220 [SelectionDAG] Disallow indirect "i" constraint adds 599d0709100 [X86] Remove dyn_casts to ConstantSDNode for operand 1 of X [...] adds b2f19320dc1 [X86] Use isOneConstant to simplify some code. NFC adds 266cd7717c8 [X86] Use APInt::isOneValue and ConstantSDNode::isOne. NFC adds 874a8004f93 [PowerPC] Exploit the rlwinm instructions for "and" with constant adds eadc97b0ec8 [CMake] Added remote test execution support into CrossWinTo [...] adds 6f9b4c6826d [SelectionDAT] Simplify SelectionDAGBuilder::visitInlineAsm adds 45acc35ac21 [ELF][PPC64] Implement IPLT code sequence for non-preemptib [...] adds fb2944bd7f8 [ELF][PPC32] Implement IPLT code sequence for non-preemptib [...] adds bb87364f26c [ELF][PPC64] Improve "call lacks nop" diagnostic and make i [...] adds 34fe8d04511 [Attributor] Use `changeUseAfterManifest` in AAValueSimplif [...] adds 65661908cb6 [NFC] Add test for load-insert-store pattern adds b47b35ff51b [Diagnostic] Add ftabstop to -Wmisleading-indentation adds 36ae255663c [opt] Fix run-twice crash and detection problem adds cd2a73a9f01 [MCP] Add stats for backward copy propagation. NFC. adds 94a24e7a401 [MIPS GlobalISel] Select bswap adds dbc136e0fe7 [MIPS GlobalISel] Select bitreverse adds 4a188fdfa79 [OpenCL] Add mipmap builtin functions adds 8232497c313 [ARM][THUMB2] Allow emitting T3 types of add and sub adds 1b6286b945a [LV][NFC] Some refactoring and renaming to facilitate next change. adds 948e745270d [LV][NFC] Keep dominator tree up to date during vectorization. adds a5a141544d0 [ARM] MVE sink ICmp test. NFC adds b4abe7afbf5 [ARM] Sink splat to ICmp adds 32cc14100e8 Revert "[MIPS GlobalISel] Select bitreverse" adds 0f0330a7870 [PowerPC] Legalize rounding nodes adds 491cfa4250d AMDGPU/GlobalISel: Account for G_PHI result bank adds 58bcf511070 AMDGPU: Generate check lines adds 9e1a2a668b9 AMDGPU: Improve llvm.round.f64 lowering for CI+ adds 9fd31fdbd30 GlobalISel: moreElementsVector for FP min/max adds 18240c3cd63 AMDGPU/GlobalISel: Add select test for fexp2 adds f33fd9648c4 [ARM][Thumb][FIX] Add unwinding information to t4 adds 987eb8e26cc [InstCombine] propagate sign argument through nested copysigns adds 1247865fe02 AMDGPU/GlobalISel: Select llvm.amdgcn.fmad.ftz adds 98f72a5107c [MIPS GlobalISel] Select bitreverse. Recommit adds ee3eebba0d3 [InstCombine] remove stale comment on test; NFC adds 03b9f0a5e19 Ignore "no-frame-pointer-elim" and "no-frame-pointer-elim-n [...] adds 48e0e68edb3 AMDGPU/GlobalISel: Re-use MRI available in selector adds 0c5bee8fdd4 [test] do not parse ls output for file size; NFCI adds 47a2fd2df4f [X86] Add X86ISD::PCMPGT to SimplifyMultipleUseDemandedBits [...] adds 94d08feaeff TableGen: Fix assert on PatFrags with predicate code adds 7fa0bfe7d58 AMDGPU/GlobalISel: Select mul24 intrinsics adds 4a7aa252a32 [X86][AsmParser] re-introduce 'offset' operator adds 000c6a5038b [OpenMP] Use the OpenMPIRBuilder for `omp cancel` adds 10fedd94b43 [OpenMP] Use the OpenMPIRBuilder for `omp parallel` adds 0bd3cc42485 [PowerPC][docs] Update Embedded PowerPC docs in Compiler Wr [...] new bc48af8c575 [libomptarget][nfc] Change unintentional target_impl prefix [...] new 6bd1fcd7959 [OpenMP][FIX] Generalize a test check line The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang/cmake/caches/CrossWinToARMLinux.cmake | 30 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 95 +++ clang/lib/Parse/ParseStmt.cpp | 41 +- clang/lib/Sema/OpenCLBuiltins.td | 177 +++++ clang/lib/Sema/SemaStmtAsm.cpp | 7 +- clang/test/CodeGen/ms-inline-asm-64.c | 4 +- clang/test/CodeGen/ms-inline-asm.c | 12 +- clang/test/CodeGen/ms-inline-asm.cpp | 2 +- clang/test/OpenMP/cancel_codegen.cpp | 119 ++-- clang/test/OpenMP/parallel_codegen.cpp | 117 ++-- clang/test/Parser/ms-inline-asm.c | 5 + clang/test/Parser/warn-misleading-indentation.cpp | 83 ++- lld/ELF/Arch/PPC.cpp | 12 +- lld/ELF/Arch/PPC64.cpp | 10 +- lld/ELF/InputSection.cpp | 12 +- lld/ELF/Thunks.cpp | 29 +- lld/ELF/Thunks.h | 5 + ...ptable.s => ppc32-ifunc-nonpreemptible-nopic.s} | 21 +- ...emptable.s => ppc32-ifunc-nonpreemptible-pic.s} | 36 +- lld/test/ELF/ppc64-bsymbolic-toc-restore.s | 2 +- lld/test/ELF/ppc64-error-toc-restore.s | 2 +- lld/test/ELF/ppc64-error-toc-tail-call.s | 8 +- lld/test/ELF/ppc64-ifunc.s | 95 ++- lld/test/ELF/ppc64-toc-relax-ifunc.s | 4 +- lldb/include/lldb/Symbol/ClangASTContext.h | 6 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 7 +- lldb/source/Symbol/ClangASTContext.cpp | 22 +- llvm/docs/CompilerWriterInfo.rst | 12 +- llvm/docs/ReleaseNotes.rst | 5 + .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 2 + llvm/include/llvm/CodeGen/TargetLowering.h | 4 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 18 + llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 29 +- llvm/include/llvm/IR/AutoUpgrade.h | 5 + llvm/include/llvm/MC/MCParser/MCParsedAsmOperand.h | 8 +- llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h | 47 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 10 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 1 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 111 ++- llvm/lib/CodeGen/MachineCopyPropagation.cpp | 6 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 14 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 6 + llvm/lib/CodeGen/TargetOptionsImpl.cpp | 14 +- llvm/lib/Frontend/OpenMP/OMPConstants.cpp | 2 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 138 +++- llvm/lib/IR/AutoUpgrade.cpp | 20 + llvm/lib/MC/MCParser/AsmParser.cpp | 52 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 1 - llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 18 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 36 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 7 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 + llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 4 - llvm/lib/Target/ARM/ARMISelLowering.cpp | 1 + llvm/lib/Target/ARM/MVETailPredication.cpp | 4 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 75 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 1 - llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp | 1 - llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 17 + llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 1 + llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp | 4 - .../Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h | 24 + llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 21 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 15 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 37 + llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 1 - llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp | 1 - .../Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp | 1 - llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 216 +++--- llvm/lib/Target/X86/AsmParser/X86Operand.h | 20 +- llvm/lib/Target/X86/X86AsmPrinter.cpp | 10 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 4 - llvm/lib/Target/X86/X86ISelLowering.cpp | 223 +++--- llvm/lib/Target/X86/X86ISelLowering.h | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 6 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 10 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 227 +++--- llvm/lib/Transforms/Vectorize/VPlan.cpp | 10 +- llvm/lib/Transforms/Vectorize/VPlan.h | 4 +- llvm/test/Bitcode/upgrade-frame-pointer.ll | 33 + .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 233 +++++++ .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 65 ++ .../AMDGPU/GlobalISel/inst-select-fexp2.mir | 42 ++ .../AMDGPU/GlobalISel/legalize-bitreverse.mir | 21 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 42 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 42 +- .../AMDGPU/GlobalISel/regbankselect-phi-s1.mir | 96 ++- .../AMDGPU/GlobalISel/regbankselect-phi.mir | 14 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 762 ++++++++++++++++++++- llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 88 +++ .../Mips/GlobalISel/instruction-select/bswap.mir | 30 + .../Mips/GlobalISel/legalizer/bitreverse.mir | 215 ++++++ .../CodeGen/Mips/GlobalISel/legalizer/bswap.mir | 101 +++ .../CodeGen/Mips/GlobalISel/llvm-ir/bitreverse.ll | 184 +++++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bswap.ll | 68 ++ .../Mips/GlobalISel/regbankselect/bswap.mir | 28 + llvm/test/CodeGen/PowerPC/and-mask.ll | 5 +- llvm/test/CodeGen/PowerPC/fp-int128-fp-combine.ll | 2 +- llvm/test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll | 4 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 4 +- llvm/test/CodeGen/PowerPC/rounding-ops.ll | 8 +- llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll | 561 +++++++++++++++ .../PowerPC/vector-constrained-fp-intrinsics.ll | 372 +++------- .../cond-vector-reduce-mve-codegen.ll | 17 +- .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 280 ++++---- llvm/test/CodeGen/Thumb2/emit-unwinding.ll | 15 + llvm/test/CodeGen/Thumb2/large-call.ll | 2 +- llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll | 615 +++++++++++++++++ llvm/test/CodeGen/Thumb2/mve-stacksplot.mir | 3 +- llvm/test/CodeGen/X86/ms-inline-asm.ll | 2 +- llvm/test/CodeGen/X86/offset-operator.ll | 15 + llvm/test/CodeGen/X86/sadd_sat.ll | 4 +- llvm/test/CodeGen/X86/sadd_sat_vec.ll | 140 ++-- llvm/test/CodeGen/X86/ssub_sat.ll | 10 +- llvm/test/CodeGen/X86/ssub_sat_vec.ll | 220 +++--- llvm/test/MC/X86/pr32530.s | 13 + llvm/test/TableGen/predicate-patfags.td | 63 ++ .../ArgumentPromotion/2008-07-02-array-indexing.ll | 2 +- .../Attributor/ArgumentPromotion/control-flow.ll | 2 +- .../Attributor/ArgumentPromotion/control-flow2.ll | 4 +- .../Attributor/ArgumentPromotion/reserve-tbaa.ll | 2 +- llvm/test/Transforms/Attributor/value-simplify.ll | 2 +- llvm/test/Transforms/InstCombine/copysign.ll | 5 +- .../Transforms/InstCombine/load-insert-store.ll | 98 +++ llvm/test/tools/llvm-profdata/show-prof-size.test | 2 +- .../tools/yaml2obj/ELF/custom-null-section.yaml | 4 +- llvm/tools/opt/opt.cpp | 13 +- llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 120 ++++ llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 26 +- .../deviceRTLs/amdgcn/src/target_impl.h | 4 +- .../libomptarget/deviceRTLs/common/src/libcall.cu | 4 +- .../deviceRTLs/nvptx/src/target_impl.h | 6 +- 137 files changed, 5724 insertions(+), 1492 deletions(-) copy lld/test/ELF/{ppc32-gnu-ifunc-nonpreemptable.s => ppc32-ifunc-nonpreemptible- [...] rename lld/test/ELF/{ppc32-gnu-ifunc-nonpreemptable.s => ppc32-ifunc-nonpreemptibl [...] create mode 100644 llvm/test/Bitcode/upgrade-frame-pointer.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.fmad.ftz.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.mul.u24.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fexp2.mir create mode 100644 llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/bswap.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/bitreverse.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/bswap.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bitreverse.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bswap.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/bswap.mir create mode 100644 llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll create mode 100644 llvm/test/CodeGen/X86/offset-operator.ll create mode 100644 llvm/test/MC/X86/pr32530.s create mode 100644 llvm/test/TableGen/predicate-patfags.td create mode 100644 llvm/test/Transforms/InstCombine/load-insert-store.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig updated (bcb4e4dcb -> 6c51e6053)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards bcb4e4dcb 2: update: llvm-linux: 20116 new 6c51e6053 2: update: llvm-linux: 20116 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (bcb4e4dcb) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-build_llvm/console.log | 12514 +++++++++++++++++----------------- 03-build_linux/console.log | 1075 ++- 05-check_regression/console.log | 10 +- 06-update_baseline/console.log | 56 +- console.log | 13723 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 13566 insertions(+), 13888 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[gcc] branch master updated (43dd84f2c71 -> 09261b9be2f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 43dd84f2c71 PR libgomp/93066 * inclhack.def (hpux_c99_inttypes3): Fix [...] new 91c08cedf7f Fix typo in macro name guarding conditional in vxcrtstuff.c new 09261b9be2f Fix macro reference in gthr-vxworks-tls.c The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libgcc/ChangeLog | 10 ++++++++++ libgcc/config/gthr-vxworks-tls.c | 2 +- libgcc/config/vxcrtstuff.c | 4 ++-- 3 files changed, 13 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig updated (f7d9584c56d -> 0bd3cc42485)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project. from f7d9584c56d Fix formatting in previous commits adds 6991d5728f1 [lldb][NFC] Make integer types functions in ClangASTContext [...] adds b1fb07ddbaa [lldb][NFC] Simplify ClangASTContext::GetTypeForDecl adds 5edb40c0220 [SelectionDAG] Disallow indirect "i" constraint adds 599d0709100 [X86] Remove dyn_casts to ConstantSDNode for operand 1 of X [...] adds b2f19320dc1 [X86] Use isOneConstant to simplify some code. NFC adds 266cd7717c8 [X86] Use APInt::isOneValue and ConstantSDNode::isOne. NFC adds 874a8004f93 [PowerPC] Exploit the rlwinm instructions for "and" with constant adds eadc97b0ec8 [CMake] Added remote test execution support into CrossWinTo [...] adds 6f9b4c6826d [SelectionDAT] Simplify SelectionDAGBuilder::visitInlineAsm adds 45acc35ac21 [ELF][PPC64] Implement IPLT code sequence for non-preemptib [...] adds fb2944bd7f8 [ELF][PPC32] Implement IPLT code sequence for non-preemptib [...] adds bb87364f26c [ELF][PPC64] Improve "call lacks nop" diagnostic and make i [...] adds 34fe8d04511 [Attributor] Use `changeUseAfterManifest` in AAValueSimplif [...] adds 65661908cb6 [NFC] Add test for load-insert-store pattern adds b47b35ff51b [Diagnostic] Add ftabstop to -Wmisleading-indentation adds 36ae255663c [opt] Fix run-twice crash and detection problem adds cd2a73a9f01 [MCP] Add stats for backward copy propagation. NFC. adds 94a24e7a401 [MIPS GlobalISel] Select bswap adds dbc136e0fe7 [MIPS GlobalISel] Select bitreverse adds 4a188fdfa79 [OpenCL] Add mipmap builtin functions adds 8232497c313 [ARM][THUMB2] Allow emitting T3 types of add and sub adds 1b6286b945a [LV][NFC] Some refactoring and renaming to facilitate next change. adds 948e745270d [LV][NFC] Keep dominator tree up to date during vectorization. adds a5a141544d0 [ARM] MVE sink ICmp test. NFC adds b4abe7afbf5 [ARM] Sink splat to ICmp adds 32cc14100e8 Revert "[MIPS GlobalISel] Select bitreverse" adds 0f0330a7870 [PowerPC] Legalize rounding nodes adds 491cfa4250d AMDGPU/GlobalISel: Account for G_PHI result bank adds 58bcf511070 AMDGPU: Generate check lines adds 9e1a2a668b9 AMDGPU: Improve llvm.round.f64 lowering for CI+ adds 9fd31fdbd30 GlobalISel: moreElementsVector for FP min/max adds 18240c3cd63 AMDGPU/GlobalISel: Add select test for fexp2 adds f33fd9648c4 [ARM][Thumb][FIX] Add unwinding information to t4 adds 987eb8e26cc [InstCombine] propagate sign argument through nested copysigns adds 1247865fe02 AMDGPU/GlobalISel: Select llvm.amdgcn.fmad.ftz adds 98f72a5107c [MIPS GlobalISel] Select bitreverse. Recommit adds ee3eebba0d3 [InstCombine] remove stale comment on test; NFC adds 03b9f0a5e19 Ignore "no-frame-pointer-elim" and "no-frame-pointer-elim-n [...] adds 48e0e68edb3 AMDGPU/GlobalISel: Re-use MRI available in selector adds 0c5bee8fdd4 [test] do not parse ls output for file size; NFCI adds 47a2fd2df4f [X86] Add X86ISD::PCMPGT to SimplifyMultipleUseDemandedBits [...] new 94d08feaeff TableGen: Fix assert on PatFrags with predicate code new 7fa0bfe7d58 AMDGPU/GlobalISel: Select mul24 intrinsics new 4a7aa252a32 [X86][AsmParser] re-introduce 'offset' operator new 000c6a5038b [OpenMP] Use the OpenMPIRBuilder for `omp cancel` new 10fedd94b43 [OpenMP] Use the OpenMPIRBuilder for `omp parallel` new 0bd3cc42485 [PowerPC][docs] Update Embedded PowerPC docs in Compiler Wr [...] The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang/cmake/caches/CrossWinToARMLinux.cmake | 30 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 95 +++ clang/lib/Parse/ParseStmt.cpp | 41 +- clang/lib/Sema/OpenCLBuiltins.td | 177 +++++ clang/lib/Sema/SemaStmtAsm.cpp | 7 +- clang/test/CodeGen/ms-inline-asm-64.c | 4 +- clang/test/CodeGen/ms-inline-asm.c | 12 +- clang/test/CodeGen/ms-inline-asm.cpp | 2 +- clang/test/OpenMP/cancel_codegen.cpp | 119 ++-- clang/test/OpenMP/parallel_codegen.cpp | 117 ++-- clang/test/Parser/ms-inline-asm.c | 5 + clang/test/Parser/warn-misleading-indentation.cpp | 83 ++- lld/ELF/Arch/PPC.cpp | 12 +- lld/ELF/Arch/PPC64.cpp | 10 +- lld/ELF/InputSection.cpp | 12 +- lld/ELF/Thunks.cpp | 29 +- lld/ELF/Thunks.h | 5 + ...ptable.s => ppc32-ifunc-nonpreemptible-nopic.s} | 21 +- ...emptable.s => ppc32-ifunc-nonpreemptible-pic.s} | 36 +- lld/test/ELF/ppc64-bsymbolic-toc-restore.s | 2 +- lld/test/ELF/ppc64-error-toc-restore.s | 2 +- lld/test/ELF/ppc64-error-toc-tail-call.s | 8 +- lld/test/ELF/ppc64-ifunc.s | 95 ++- lld/test/ELF/ppc64-toc-relax-ifunc.s | 4 +- lldb/include/lldb/Symbol/ClangASTContext.h | 16 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 7 +- lldb/source/Symbol/ClangASTContext.cpp | 99 +-- llvm/docs/CompilerWriterInfo.rst | 12 +- llvm/docs/ReleaseNotes.rst | 5 + .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 2 + llvm/include/llvm/CodeGen/TargetLowering.h | 4 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 18 + llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 29 +- llvm/include/llvm/IR/AutoUpgrade.h | 5 + llvm/include/llvm/MC/MCParser/MCParsedAsmOperand.h | 8 +- llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h | 47 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 10 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 1 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 111 ++- llvm/lib/CodeGen/MachineCopyPropagation.cpp | 6 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 14 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 6 + llvm/lib/CodeGen/TargetOptionsImpl.cpp | 14 +- llvm/lib/Frontend/OpenMP/OMPConstants.cpp | 2 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 138 +++- llvm/lib/IR/AutoUpgrade.cpp | 20 + llvm/lib/MC/MCParser/AsmParser.cpp | 52 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 1 - llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 18 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 16 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 36 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 7 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 4 +- llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 2 + llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 4 - llvm/lib/Target/ARM/ARMISelLowering.cpp | 1 + llvm/lib/Target/ARM/MVETailPredication.cpp | 4 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 75 +- llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 1 - llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp | 1 - llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 17 + llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 1 + llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp | 4 - .../Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h | 24 + llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 21 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 15 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 37 + llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 1 - llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp | 1 - .../Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp | 1 - llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 216 +++--- llvm/lib/Target/X86/AsmParser/X86Operand.h | 20 +- llvm/lib/Target/X86/X86AsmPrinter.cpp | 10 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 4 - llvm/lib/Target/X86/X86ISelLowering.cpp | 223 +++--- llvm/lib/Target/X86/X86ISelLowering.h | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 6 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 10 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 227 +++--- llvm/lib/Transforms/Vectorize/VPlan.cpp | 10 +- llvm/lib/Transforms/Vectorize/VPlan.h | 4 +- llvm/test/Bitcode/upgrade-frame-pointer.ll | 33 + .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 233 +++++++ .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 65 ++ .../AMDGPU/GlobalISel/inst-select-fexp2.mir | 42 ++ .../AMDGPU/GlobalISel/legalize-bitreverse.mir | 21 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 42 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 42 +- .../AMDGPU/GlobalISel/regbankselect-phi-s1.mir | 96 ++- .../AMDGPU/GlobalISel/regbankselect-phi.mir | 14 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 762 ++++++++++++++++++++- llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir | 88 +++ .../Mips/GlobalISel/instruction-select/bswap.mir | 30 + .../Mips/GlobalISel/legalizer/bitreverse.mir | 215 ++++++ .../CodeGen/Mips/GlobalISel/legalizer/bswap.mir | 101 +++ .../CodeGen/Mips/GlobalISel/llvm-ir/bitreverse.ll | 184 +++++ llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bswap.ll | 68 ++ .../Mips/GlobalISel/regbankselect/bswap.mir | 28 + llvm/test/CodeGen/PowerPC/and-mask.ll | 5 +- llvm/test/CodeGen/PowerPC/fp-int128-fp-combine.ll | 2 +- llvm/test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll | 4 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 4 +- llvm/test/CodeGen/PowerPC/rounding-ops.ll | 8 +- llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll | 561 +++++++++++++++ .../PowerPC/vector-constrained-fp-intrinsics.ll | 372 +++------- .../cond-vector-reduce-mve-codegen.ll | 17 +- .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 280 ++++---- llvm/test/CodeGen/Thumb2/emit-unwinding.ll | 15 + llvm/test/CodeGen/Thumb2/large-call.ll | 2 +- llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll | 615 +++++++++++++++++ llvm/test/CodeGen/Thumb2/mve-stacksplot.mir | 3 +- llvm/test/CodeGen/X86/ms-inline-asm.ll | 2 +- llvm/test/CodeGen/X86/offset-operator.ll | 15 + llvm/test/CodeGen/X86/sadd_sat.ll | 4 +- llvm/test/CodeGen/X86/sadd_sat_vec.ll | 140 ++-- llvm/test/CodeGen/X86/ssub_sat.ll | 10 +- llvm/test/CodeGen/X86/ssub_sat_vec.ll | 220 +++--- llvm/test/MC/X86/pr32530.s | 13 + llvm/test/TableGen/predicate-patfags.td | 63 ++ .../ArgumentPromotion/2008-07-02-array-indexing.ll | 2 +- .../Attributor/ArgumentPromotion/control-flow.ll | 2 +- .../Attributor/ArgumentPromotion/control-flow2.ll | 4 +- .../Attributor/ArgumentPromotion/reserve-tbaa.ll | 2 +- llvm/test/Transforms/Attributor/value-simplify.ll | 2 +- llvm/test/Transforms/InstCombine/copysign.ll | 5 +- .../Transforms/InstCombine/load-insert-store.ll | 98 +++ llvm/test/tools/llvm-profdata/show-prof-size.test | 2 +- .../tools/yaml2obj/ELF/custom-null-section.yaml | 4 +- llvm/tools/opt/opt.cpp | 13 +- llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 120 ++++ llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 26 +- 134 files changed, 5751 insertions(+), 1538 deletions(-) copy lld/test/ELF/{ppc32-gnu-ifunc-nonpreemptable.s => ppc32-ifunc-nonpreemptible- [...] rename lld/test/ELF/{ppc32-gnu-ifunc-nonpreemptable.s => ppc32-ifunc-nonpreemptibl [...] create mode 100644 llvm/test/Bitcode/upgrade-frame-pointer.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.fmad.ftz.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.mul.u24.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fexp2.mir create mode 100644 llvm/test/CodeGen/MIR/ARM/thumb2-sub-sp-t3.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/bswap.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/bitreverse.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/bswap.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bitreverse.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bswap.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/bswap.mir create mode 100644 llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll create mode 100644 llvm/test/CodeGen/X86/offset-operator.ll create mode 100644 llvm/test/MC/X86/pr32530.s create mode 100644 llvm/test/TableGen/predicate-patfags.td create mode 100644 llvm/test/Transforms/InstCombine/load-insert-store.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig updated (977bc8d2e -> 9c7456dc6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 977bc8d2e 0: update: llvm-linux: all new 9c7456dc6 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (977bc8d2e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 123 +- 02-build_llvm/console.log | 12510 +++++++++++------------ 03-build_linux/console.log | 7958 +++++++-------- 04-boot_linux/console.log | 6 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 10 +- console.log | 20609 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 20418 insertions(+), 20808 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allyesconfig updated (0248902c912 -> 8541e44c90a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allyesconfig in repository toolchain/ci/gcc. from 0248902c912 Daily bump. adds 9577eace3e8 Daily bump. adds 8a969c076ad Catch division by zero errors in array sizes. adds 8541e44c90a 2019-12-30 Thomas Koenig <tkoenig(a)gcc.gnu.org> No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 11 ++++++++++ gcc/fortran/arith.c | 6 ++++++ gcc/fortran/decl.c | 31 ++++++++++++++++++++++++---- gcc/fortran/gfortran.h | 2 ++ gcc/testsuite/ChangeLog | 6 ++++++ gcc/testsuite/gfortran.dg/arith_divide_2.f90 | 9 ++++++++ 7 files changed, 62 insertions(+), 5 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/arith_divide_2.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allyesconfig updated (ae23afda9 -> 2e0000bec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-next-allyesconfig in repository toolchain/ci/base-artifacts. discards ae23afda9 2: update: binutils-gcc-linux: 18079 new 2e0000bec 2: update: binutils-gcc-linux: 18079 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ae23afda9) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 130 +- 02-prepare_abe/console.log | 220 +- 03-build_abe-binutils/console.log | 11230 +++++++-------- 04-build_abe-stage1/console.log | 14121 +++++++++---------- 05-build_linux/console.log | 690 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 96 +- console.log | 26489 ++++++++++++++++++------------------ jenkins/manifest.sh | 8 +- 9 files changed, 26502 insertions(+), 26484 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[gcc] branch master updated (9f40a2fccb6 -> 43dd84f2c71)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 9f40a2fccb6 Fix builtin functions needlessly using VIEW_CONVERT_EXPRs o [...] new 43dd84f2c71 PR libgomp/93066 * inclhack.def (hpux_c99_inttypes3): Fix [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: fixincludes/ChangeLog | 8 +++++ fixincludes/fixincl.x | 65 ++++++++++++++++++++++++++++++++++++--- fixincludes/inclhack.def | 26 ++++++++++++++++ fixincludes/tests/base/inttypes.h | 17 ++++++++++ 4 files changed, 111 insertions(+), 5 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig updated (a99efa00891b -> fd6988496e79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-allnoconfig in repository toolchain/ci/linux. from a99efa00891b Merge tag 'riscv/for-v5.5-rc4' of git://git.kernel.org/pub [...] adds fd6988496e79 Linux 5.5-rc4 No new revisions were added by this update. Summary of changes: Makefile | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2019