Tcwg-commits December 2019

tcwg-commits@lists.linaro.org

5 participants
9704 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (b846c8c1 -> ad568db6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards b846c8c1 0: update: binutils-gcc-linux: boot new ad568db6 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b846c8c1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-prepare_abe/console.log | 434 +- 03-build_abe-binutils/console.log | 10805 +++++++------ 04-build_abe-stage1/console.log | 18530 +++++++++++---------- 05-build_linux/console.log | 624 +- 06-boot_linux/console.log | 412 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 31030 ++++++++++++++++++------------------ jenkins/manifest.sh | 8 +- 10 files changed, 31005 insertions(+), 31040 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (9f6b13e5cce -> 472bded3eda)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 9f6b13e5cce [Support] Fix behavior of StringRef::count with overlapping [...] adds c853c73d3de [Thumb][test] Fix CodeGen/Thumb/PR17309.ll after llvmorg-1 [...] adds 1ac7c50ded4 [WinEH] Delete addFnAttr("no-frame-pointer-elim") which see [...] adds 583ef13f0be [MCJIT] Migrate function attribute "no-frame-pointer-elim" [...] adds 58f324a468f [Attributor] Function level undefined behavior attribute adds 5732f56bbd2 [Attributor] UB Attribute now handles all instructions that [...] adds 52b5fe5f45b [compiler-rt] [netbsd] Define _RTLD_SOURCE to fix build adds 27dc4c319b5 [X86FixupSetCC] Use MachineInstr::readRegister/definesRegis [...] adds 1d5d074aef2 [Attributor] Reach optimistic fixpoint in AAValueSimplify [...] adds 1497a4350e2 [MLIR][NFC] Insert const_cast to avoid warning adds 8304781cae9 Add missing strict_fp_to_int adds 604d7fbfc1e [llvm-readobj/llvm-readelf][test] - Add testing for EI_OSAB [...] adds 1a2d2b492a3 [llvm-readobj] - Merge `gnu-symbols.test` to `symbols.test` [...] adds 80c45e49c33 [AMDGPU][MC][DOC] Updated AMD GPU assembler syntax description. adds aff6c9db9a9 [compiler-rt] [netbsd] Correct the fallback definition of P [...] adds ba1cdba4c48 [llvm-nm] Display STT_GNU_IFUNC as 'i' adds 2498d882598 [X86] Merge together some common code in LowerFP_TO_INT now [...] adds caf460d979a [lldb][NFC] Use StringRef in ClangASTContext::GetBuiltinTyp [...] adds 4af5b23db30 [X86FixupSetCC] Remember the preceding eflags defining inst [...] adds c5b4a2386b5 [X86] Use zero vector to extend to 512-bits for strict_fp_t [...] new f9c3c5da19a [OpenMP][IR-Builder] Introduce the finalization stack new 2e6c15d1e7a Make lazyload_metadata.ll resilient to the addition of new [...] new e4add9727b4 [OpenMP][IR-Builder] Introduce "pragma omp parallel" code g [...] new cb6e84fe368 test commit new b082a2952f6 Revert "test commit" new 472bded3eda [X86] Enable STRICT_SINT_TO_FP/STRICT_UINT_TO_FP on X86 backend The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang/lib/CodeGen/CGOpenMPRuntime.cpp | 66 +- .../sanitizer_common/sanitizer_linux_libcdep.cpp | 4 + .../sanitizer_platform_limits_netbsd.cpp | 4 +- lld/test/ELF/ppc64-ifunc.s | 4 +- lldb/include/lldb/Symbol/ClangASTContext.h | 6 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 4 +- lldb/source/Symbol/ClangASTContext.cpp | 82 +- llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst | 163 +-- llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 19 +- llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst | 93 ++ llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst | 165 +++ ...x9_mad_type_dev.rst => gfx900_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx900_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx900_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx904_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx904_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx904_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx906_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx906_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_addr_buf.rst | 22 + ...gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} | 10 +- ...gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst | 21 + ...d_type_dev.rst => gfx908_dst_flat_atomic32.rst} | 12 +- ...x9_mad_type_dev.rst => gfx908_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx908_offset_buf.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_opt.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_ret.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} | 10 +- llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst | 19 + llvm/docs/AMDGPU/gfx908_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} | 9 +- llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst | 22 + ...{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPUModifierSyntax.rst | 55 +- llvm/docs/AMDGPUOperandSyntax.rst | 60 + llvm/docs/AMDGPUUsage.rst | 38 +- llvm/include/llvm/Frontend/OpenMP/OMPConstants.h | 18 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 106 +- llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 28 + llvm/include/llvm/Transforms/IPO/Attributor.h | 26 + .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 15 +- .../ExecutionEngine/ExecutionEngineBindings.cpp | 6 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 336 ++++- llvm/lib/Target/X86/X86FixupSetCC.cpp | 46 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 174 ++- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86InstrAVX512.td | 30 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 9 + llvm/lib/Target/X86/X86InstrSSE.td | 12 +- llvm/lib/Target/X86/X86WinEHState.cpp | 5 - llvm/lib/Transforms/IPO/Attributor.cpp | 125 +- llvm/test/CodeGen/Thumb/PR17309.ll | 4 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 40 +- llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 1305 ++++++++++++++++++++ llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 270 ++++ llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 49 +- llvm/test/CodeGen/X86/vec-strict-fptoint-256.ll | 80 +- llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll | 111 +- llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 646 ++++++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 421 +++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 390 ++++++ .../X86/vector-constrained-fp-intrinsics.ll | 366 +++--- llvm/test/LTO/Resolution/X86/ifunc.ll | 2 +- llvm/test/ThinLTO/X86/lazyload_metadata.ll | 25 +- .../Transforms/Attributor/undefined_behavior.ll | 146 +++ llvm/test/tools/llvm-nm/ifunc.test | 27 + .../llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 | Bin 1984 -> 0 bytes .../ELF/Inputs/symbols-proc-specific.elf-hexagon | Bin 600 -> 0 bytes .../llvm-readobj/ELF/file-header-abi-version.test | 47 + .../tools/llvm-readobj/ELF/file-header-os-abi.test | 305 +++++ llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test | 57 - llvm/test/tools/llvm-readobj/ELF/symbols.test | 143 ++- llvm/tools/llvm-nm/llvm-nm.cpp | 13 +- llvm/unittests/Frontend/CMakeLists.txt | 1 + llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 324 ++++- mlir/include/mlir/IR/Value.h | 2 +- mlir/include/mlir/Pass/PassOptions.h | 3 +- 110 files changed, 6209 insertions(+), 1003 deletions(-) create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx900_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx900_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx904_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx904_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx906_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_addr_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_dst_flat_atomic32.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_offset_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_opt.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_ret.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} (52%) rename llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} (52%) create mode 100644 llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll create mode 100644 llvm/test/Transforms/Attributor/undefined_behavior.ll create mode 100644 llvm/test/tools/llvm-nm/ifunc.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/symbols-proc-specific.e [...] create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-abi-version.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-os-abi.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (4edd2fe6 -> 89fa0985)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards 4edd2fe6 0: update: llvm-linux: all new 89fa0985 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (4edd2fe6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-build_llvm/console.log | 12614 ++++++++++++++++++------------------ 03-build_linux/console.log | 492 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 10 +- console.log | 13153 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 13162 insertions(+), 13133 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig updated (8a77631cd23 -> 6f6163be924)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig in repository toolchain/ci/gcc. from 8a77631cd23 Daily bump. adds 28cf2ba7415 [Darwin, PPC] Use Darwin9 bundle header for Rosetta builds. new 6f6163be924 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 11 +++++++++++ gcc/DATESTAMP | 2 +- gcc/config/darwin.h | 11 +++++++---- gcc/config/rs6000/darwin.h | 18 ++++++++++++------ 4 files changed, 31 insertions(+), 11 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig updated (d9c8fb32 -> 772f29a3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards d9c8fb32 0: update: binutils-gcc-linux: boot new 772f29a3 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d9c8fb32) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 68 +- 02-prepare_abe/console.log | 132 +- 03-build_abe-binutils/console.log | 10751 ++++++------- 04-build_abe-stage1/console.log | 18524 ++++++++++----------- 05-build_linux/console.log | 978 +- 06-boot_linux/console.log | 478 +- 07-check_regression/console.log | 10 +- 08-update_baseline/console.log | 10 +- console.log | 30941 ++++++++++++++++++------------------ jenkins/manifest.sh | 8 +- 10 files changed, 30951 insertions(+), 30949 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[gcc] branch gcc-9-branch updated (28cf2ba7415 -> 6f6163be924)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch gcc-9-branch in repository gcc. from 28cf2ba7415 [Darwin, PPC] Use Darwin9 bundle header for Rosetta builds. new 6f6163be924 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[gcc] branch master updated (d5dcc0eb2ca -> 972abb9944c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from d5dcc0eb2ca Define HAVE_ for math long double functions declared in vxw [...] new 972abb9944c Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[gcc] branch gcc-8-branch updated (4eaaaaaaa7a -> d8d6f11f0ad)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch gcc-8-branch in repository gcc. from 4eaaaaaaa7a Daily bump. new d8d6f11f0ad Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[binutils-gdb] branch master updated (3142e908d0 -> f096cbc296)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 3142e908d0 Fix printing ULONGEST variables on x86-32 new f096cbc296 Automatic date update in version.in The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

[binutils-gdb] branch gdb-9-branch updated (f987988860 -> 2030d2b12e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch gdb-9-branch in repository binutils-gdb. from f987988860 Automatic date update in version.in new 2030d2b12e Automatic date update in version.in The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 5 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2019