Tcwg-commits December 2019

tcwg-commits@lists.linaro.org

5 participants
9704 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig updated (8304781cae9 -> 54c52242034)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig in repository toolchain/ci/llvm-project. from 8304781cae9 Add missing strict_fp_to_int adds 604d7fbfc1e [llvm-readobj/llvm-readelf][test] - Add testing for EI_OSAB [...] adds 1a2d2b492a3 [llvm-readobj] - Merge `gnu-symbols.test` to `symbols.test` [...] adds 80c45e49c33 [AMDGPU][MC][DOC] Updated AMD GPU assembler syntax description. adds aff6c9db9a9 [compiler-rt] [netbsd] Correct the fallback definition of P [...] adds ba1cdba4c48 [llvm-nm] Display STT_GNU_IFUNC as 'i' adds 2498d882598 [X86] Merge together some common code in LowerFP_TO_INT now [...] adds caf460d979a [lldb][NFC] Use StringRef in ClangASTContext::GetBuiltinTyp [...] adds 4af5b23db30 [X86FixupSetCC] Remember the preceding eflags defining inst [...] adds c5b4a2386b5 [X86] Use zero vector to extend to 512-bits for strict_fp_t [...] adds f9c3c5da19a [OpenMP][IR-Builder] Introduce the finalization stack adds 2e6c15d1e7a Make lazyload_metadata.ll resilient to the addition of new [...] adds e4add9727b4 [OpenMP][IR-Builder] Introduce "pragma omp parallel" code g [...] adds cb6e84fe368 test commit adds b082a2952f6 Revert "test commit" adds 472bded3eda [X86] Enable STRICT_SINT_TO_FP/STRICT_UINT_TO_FP on X86 backend adds 6cf6f7dc96d Revert "Make lazyload_metadata.ll resilient to the addition [...] adds 6d88b7d6e71 [PowerPC] Modify the hasSideEffects of MTLR and MFLR from 1 to 0 adds d1f41b2ca99 [NFC][LoopFusion] Fix printing of the guard branch. Reviewe [...] adds e973783916d [NFC][PowerPC] Add a function tryAndWithMask to handle all [...] adds 6599d004679 [Bitstream] Delete skipAbbreviatedField which duplicates re [...] adds 1b57749a533 [PowerPC] stop folding if result rlwinm mask is wrap while [...] adds d2a8e14177f Fix the MLIR Vim syntax file: the keyword group was missing adds 073cdb23904 [clang][test] Minor fixes in testcase absolute-paths-symlinks.c adds b036f557cee [lldb] Remove some calls to GetASTContext adds 54c52242034 [compiler-rt] Disable QSORT interception on watchOS and tvOS. No new revisions were added by this update. Summary of changes: clang/lib/CodeGen/CGOpenMPRuntime.cpp | 66 +- clang/test/Frontend/absolute-paths-symlinks.c | 8 +- .../sanitizer_platform_interceptors.h | 15 +- .../sanitizer_platform_limits_netbsd.cpp | 4 +- lld/test/ELF/ppc64-ifunc.s | 4 +- lldb/include/lldb/Symbol/ClangASTContext.h | 6 +- .../Clang/ClangExpressionDeclMap.cpp | 25 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 4 +- .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 21 +- lldb/source/Symbol/ClangASTContext.cpp | 93 +- llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst | 163 +-- llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 19 +- llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst | 93 ++ llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst | 165 +++ ...x9_mad_type_dev.rst => gfx900_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx900_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx900_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx904_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx904_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx904_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx906_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx906_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_addr_buf.rst | 22 + ...gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} | 10 +- ...gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst | 21 + ...d_type_dev.rst => gfx908_dst_flat_atomic32.rst} | 12 +- ...x9_mad_type_dev.rst => gfx908_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx908_offset_buf.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_opt.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_ret.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} | 10 +- llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst | 19 + llvm/docs/AMDGPU/gfx908_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} | 9 +- llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst | 22 + ...{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPUModifierSyntax.rst | 55 +- llvm/docs/AMDGPUOperandSyntax.rst | 60 + llvm/docs/AMDGPUUsage.rst | 38 +- llvm/include/llvm/Frontend/OpenMP/OMPConstants.h | 18 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 106 +- llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 28 + llvm/lib/Bitstream/Reader/BitstreamReader.cpp | 38 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 15 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 336 ++++- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 231 ++-- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 2 + llvm/lib/Target/PowerPC/PPCInstrInfo.td | 2 + llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 8 +- llvm/lib/Target/X86/X86FixupSetCC.cpp | 32 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 171 ++- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86InstrAVX512.td | 30 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 9 + llvm/lib/Target/X86/X86InstrSSE.td | 12 +- llvm/lib/Transforms/Scalar/LoopFuse.cpp | 7 +- llvm/test/CodeGen/PowerPC/CSR-fit.ll | 8 +- .../CodeGen/PowerPC/MCSE-caller-preserved-reg.ll | 2 +- llvm/test/CodeGen/PowerPC/csr-split.ll | 6 +- llvm/test/CodeGen/PowerPC/fold-rlwinm.mir | 15 + llvm/test/CodeGen/PowerPC/machine-pre.ll | 2 +- .../test/CodeGen/PowerPC/not-fixed-frame-object.ll | 2 +- .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 8 +- llvm/test/CodeGen/PowerPC/pr43527.ll | 2 +- llvm/test/CodeGen/PowerPC/pr44183.ll | 2 +- llvm/test/CodeGen/PowerPC/sjlj.ll | 2 +- llvm/test/CodeGen/PowerPC/sms-phi-1.ll | 2 +- llvm/test/CodeGen/PowerPC/sms-phi-3.ll | 2 +- llvm/test/CodeGen/PowerPC/tocSaveInPrologue.ll | 2 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 64 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 40 +- llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 1305 ++++++++++++++++++++ llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 270 ++++ llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 3 +- llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll | 86 +- llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 646 ++++++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 421 +++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 390 ++++++ .../X86/vector-constrained-fp-intrinsics.ll | 342 +++-- llvm/test/LTO/Resolution/X86/ifunc.ll | 2 +- llvm/test/tools/llvm-nm/ifunc.test | 27 + .../llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 | Bin 1984 -> 0 bytes .../ELF/Inputs/symbols-proc-specific.elf-hexagon | Bin 600 -> 0 bytes .../llvm-readobj/ELF/file-header-abi-version.test | 47 + .../tools/llvm-readobj/ELF/file-header-os-abi.test | 305 +++++ llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test | 57 - llvm/test/tools/llvm-readobj/ELF/symbols.test | 143 ++- llvm/tools/llvm-nm/llvm-nm.cpp | 13 +- llvm/unittests/Frontend/CMakeLists.txt | 1 + llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 324 ++++- mlir/utils/vim/syntax/mlir.vim | 6 +- 124 files changed, 6110 insertions(+), 1057 deletions(-) create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx900_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx900_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx904_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx904_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx906_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_addr_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_dst_flat_atomic32.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_offset_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_opt.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_ret.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} (52%) rename llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} (52%) create mode 100644 llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll create mode 100644 llvm/test/tools/llvm-nm/ifunc.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/symbols-proc-specific.e [...] create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-abi-version.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-os-abi.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig updated (428ded80 -> a969c7d4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards 428ded80 0: update: llvm-linux: all new a969c7d4 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (428ded80) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-build_llvm/console.log | 12558 +++++++------- 03-build_linux/console.log | 21100 ++++++++++++------------ 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 20 +- 06-update_baseline/console.log | 16 +- console.log | 33883 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 8 files changed, 33899 insertions(+), 33870 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[gcc] branch master updated (972abb9944c -> f08a5e4b60a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 972abb9944c Daily bump. new f08a5e4b60a PR c++/92438 * parser.c (cp_parser_constructor_declarator [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cp/ChangeLog | 7 +++++++ gcc/cp/parser.c | 17 ++++++++++++++++- gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/g++.dg/ext/attrib61.C | 26 ++++++++++++++++++++++++++ 4 files changed, 54 insertions(+), 1 deletion(-) create mode 100644 gcc/testsuite/g++.dg/ext/attrib61.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_bootstrap updated (c653c45fe91 -> 6f6163be924)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_bootstrap in repository toolchain/ci/gcc. from c653c45fe91 Daily bump. adds 4b7d4828cba Daily bump. adds da0f2f6cd9b Fix PR92950: Wrong code emitted for movv1qi adds 7d359cb4045 Daily bump. adds fab371de4e3 Daily bump. adds fe843826494 Backport support for some AVR devices from avrxmega3 famil [...] adds 7a1e20db49f Daily bump. adds 4abd1866b90 modulo-sched: backport PR92591 fix from mainline adds efc0cac14f2 Backport: rename tests to reference the correct PR adds e173e137935 Backported from mainline 2019-11-21 Jakub Jelinek <jaku [...] adds fb007bc2142 Backported from mainline 2019-11-22 Jakub Jelinek <jaku [...] adds 64f4b2eee18 Backported from mainline 2019-11-23 Jakub Jelinek <jaku [...] adds cadf625dd31 Backported from mainline 2019-11-26 Jakub Jelinek <jaku [...] adds 2204ac34758 Backported from mainline 2019-11-26 Jakub Jelinek <jaku [...] adds ac97cc394b5 Backported from mainline 2019-11-26 Jakub Jelinek <jaku [...] adds 73abef82b4d Backported from mainline 2019-11-26 Jakub Jelinek <jaku [...] adds 285df6f32ce Backported from mainline 2019-11-27 Jakub Jelinek <jaku [...] adds 79f3f075d78 Backported from mainline 2019-11-27 Jakub Jelinek <jaku [...] adds ffd4eed0507 Backported from mainline 2019-11-27 Jakub Jelinek <jaku [...] adds d716ce01ba7 Backported from mainline 2019-11-28 Jakub Jelinek <jaku [...] adds 45f3739d14a Backported from mainline 2019-11-29 Jakub Jelinek <jaku [...] adds d6ea9e8851f Backported from mainline 2019-12-02 Jakub Jelinek <jaku [...] adds 23d1d96974a Backported from mainline 2019-12-03 Jakub Jelinek <jaku [...] adds e6a07a40a5d Backported from mainline 2019-12-03 Jakub Jelinek <jaku [...] adds 5b9faedeb67 PR fortran/92756 * omp-low.c (check_omp_nesting_restricti [...] adds 25d685676de Backported from mainline 2019-12-05 Jakub Jelinek <jaku [...] adds 698a54b9f3c Backported from mainline 2019-12-06 Jakub Jelinek <jaku [...] adds 59693b226e2 Backported from mainline 2019-12-06 Jakub Jelinek <jaku [...] adds 263d51f71fc Backported from mainline 2019-12-11 Jakub Jelinek <jaku [...] adds d9cad917f84 Backported from mainline 2019-12-11 Jakub Jelinek <jaku [...] adds c882d73b036 Backported from mainline 2019-12-12 Jakub Jelinek <jaku [...] adds a54b701ff9c Backported from mainline 2019-12-14 Jakub Jelinek <jaku [...] adds 8fdeba4de65 Backported from mainline 2019-12-14 Jakub Jelinek <jaku [...] adds a496e6684b3 Backported from mainline 2019-12-19 Jakub Jelinek <jaku [...] adds 14bbe639283 Daily bump. adds e38ef09cee1 2019-12-21 Paul Thomas <pault(a)gcc.gnu.org> adds 3c242cd6b08 Daily bump. adds 6931a05bd5f Daily bump. adds 35f54868a08 Daily bump. adds 8a77631cd23 Daily bump. adds 28cf2ba7415 [Darwin, PPC] Use Darwin9 bundle header for Rosetta builds. adds 6f6163be924 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 97 ++++ gcc/DATESTAMP | 2 +- gcc/c-family/ChangeLog | 19 + gcc/c-family/c-attribs.c | 1 + gcc/c-family/c-common.h | 1 + gcc/c-family/c-format.c | 40 +- gcc/c/ChangeLog | 8 + gcc/c/c-decl.c | 14 + gcc/config/avr/avr-arch.h | 3 + gcc/config/avr/avr-devices.c | 6 +- gcc/config/avr/avr-mcus.def | 640 +++++++++++---------- gcc/config/avr/gen-avr-mmcu-specs.c | 42 +- gcc/config/avr/gen-avr-mmcu-texi.c | 134 +++-- gcc/config/darwin.h | 11 +- gcc/config/i386/i386.c | 16 +- gcc/config/rs6000/darwin.h | 18 +- gcc/config/s390/vector.md | 12 +- gcc/cp/ChangeLog | 89 +++ gcc/cp/call.c | 83 ++- gcc/cp/class.c | 56 +- gcc/cp/constexpr.c | 23 + gcc/cp/cp-objcp-common.c | 9 + gcc/cp/cp-tree.h | 4 +- gcc/cp/decl.c | 11 +- gcc/cp/decl2.c | 7 +- gcc/cp/mangle.c | 11 +- gcc/cp/parser.c | 27 + gcc/cp/semantics.c | 6 +- gcc/cp/tree.c | 5 + gcc/cp/typeck2.c | 2 + gcc/doc/avr-mmcu.texi | 24 +- gcc/dwarf2out.c | 3 + gcc/fortran/ChangeLog | 59 ++ gcc/fortran/expr.c | 14 +- gcc/fortran/frontend-passes.c | 24 +- gcc/fortran/simplify.c | 2 +- gcc/fortran/trans-array.c | 9 +- gcc/fortran/trans-array.h | 2 +- gcc/fortran/trans-decl.c | 11 +- gcc/fortran/trans-openmp.c | 1 - gcc/fortran/trans-types.c | 11 +- gcc/fortran/trans.h | 4 - gcc/ipa-fnsummary.c | 18 +- gcc/ipa-pure-const.c | 1 - gcc/modulo-sched.c | 39 +- gcc/omp-low.c | 10 + gcc/params.def | 2 +- gcc/testsuite/ChangeLog | 129 +++++ gcc/testsuite/c-c++-common/pr90677.c | 11 + gcc/testsuite/g++.dg/cpp0x/enum23.C | 2 +- gcc/testsuite/g++.dg/cpp0x/enum38.C | 25 + gcc/testsuite/g++.dg/cpp0x/gen-attrs-71.C | 7 + gcc/testsuite/g++.dg/cpp0x/pr92524.C | 12 + gcc/testsuite/g++.dg/cpp0x/temp-extend2.C | 36 ++ gcc/testsuite/g++.dg/cpp1y/lambda-generic-90842.C | 7 + gcc/testsuite/g++.dg/cpp2a/bitfield3.C | 4 - gcc/testsuite/g++.dg/cpp2a/bitfield4.C | 12 + gcc/testsuite/g++.dg/cpp2a/constexpr-virtual14.C | 27 + gcc/testsuite/g++.dg/cpp2a/constexpr-virtual15.C | 7 + gcc/testsuite/g++.dg/gomp/openmp-simd-2.C | 2 - gcc/testsuite/g++.dg/opt/pr92644.C | 6 + gcc/testsuite/g++.dg/warn/inline3.C | 20 + gcc/testsuite/gcc.c-torture/execute/pr92904.c | 395 +++++++++++++ gcc/testsuite/gcc.dg/pr92591-1.c | 11 + gcc/testsuite/gcc.dg/pr92591-2.c | 5 + gcc/testsuite/gcc.dg/tree-ssa/pr92930.c | 19 + gcc/testsuite/gcc.dg/vect/pr92723.c | 9 + gcc/testsuite/gcc.target/i386/pr92615.c | 45 ++ gcc/testsuite/gcc.target/s390/vector/pr92950.c | 24 + gcc/testsuite/gfortran.dg/gomp/pr92977.f90 | 15 + gcc/testsuite/gfortran.dg/gomp/teams1.f90 | 8 + gcc/testsuite/gfortran.dg/inquiry_type_ref_5.f90 | 29 + gcc/testsuite/gfortran.dg/pr92781.f90 | 11 + gcc/testsuite/gfortran.dg/spread_size_limit_2.f90 | 11 + gcc/tree-ssa-phiopt.c | 9 +- gcc/tree-vect-patterns.c | 15 +- libgomp/ChangeLog | 14 + libgomp/testsuite/libgomp.c++/udr-20.C | 54 ++ libgomp/testsuite/libgomp.c++/udr-21.C | 54 ++ libgomp/testsuite/libgomp.fortran/atomic1.f90 | 46 ++ libsanitizer/ChangeLog | 10 + .../sanitizer_platform_limits_posix.cc | 9 +- .../sanitizer_platform_limits_posix.h | 15 +- 83 files changed, 2215 insertions(+), 531 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/pr90677.c create mode 100644 gcc/testsuite/g++.dg/cpp0x/enum38.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/gen-attrs-71.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/pr92524.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/temp-extend2.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/lambda-generic-90842.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/bitfield4.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-virtual14.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-virtual15.C create mode 100644 gcc/testsuite/g++.dg/opt/pr92644.C create mode 100644 gcc/testsuite/g++.dg/warn/inline3.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr92904.c create mode 100644 gcc/testsuite/gcc.dg/pr92591-1.c create mode 100644 gcc/testsuite/gcc.dg/pr92591-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr92930.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr92723.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92615.c create mode 100644 gcc/testsuite/gcc.target/s390/vector/pr92950.c create mode 100644 gcc/testsuite/gfortran.dg/gomp/pr92977.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/teams1.f90 create mode 100644 gcc/testsuite/gfortran.dg/inquiry_type_ref_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr92781.f90 create mode 100644 gcc/testsuite/gfortran.dg/spread_size_limit_2.f90 create mode 100644 libgomp/testsuite/libgomp.c++/udr-20.C create mode 100644 libgomp/testsuite/libgomp.c++/udr-21.C create mode 100644 libgomp/testsuite/libgomp.fortran/atomic1.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_bootstrap updated (e6108843 -> e8701476)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-check_bootstrap in repository toolchain/ci/base-artifacts. discards e6108843 0: update: gcc-c653c45fe918c8c77890df7b7249246e792af59e: 1 new e8701476 0: update: gcc-6f6163be92438571465fc9253c527c2866940c4b: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e6108843) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 137 +- 02-prepare_abe/console.log | 430 +- 03-build_abe-check_bootstrap/console.log | 66211 +++++----- 04-build_abe-check_bootstrap-check/console.log | 82462 ++++++------ 05-check_regression/console.log | 173 +- 06-update_baseline/console.log | 165 +- console.log | 149578 +++++++++++----------- jenkins/manifest.sh | 12 +- sumfiles/g++.sum | 127 +- sumfiles/gcc.sum | 31 +- sumfiles/gfortran.sum | 24 +- sumfiles/go.sum | 4 +- sumfiles/gotools.sum | 4 +- sumfiles/libatomic.sum | 2 +- sumfiles/libffi.sum | 2 +- sumfiles/libgo.sum | 4 +- sumfiles/libgomp.sum | 10 +- sumfiles/libitm.sum | 2 +- sumfiles/libstdc++.sum | 2 +- sumfiles/objc.sum | 4 +- 20 files changed, 151399 insertions(+), 147985 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (8304781cae9 -> 54c52242034)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/llvm-project. from 8304781cae9 Add missing strict_fp_to_int adds 604d7fbfc1e [llvm-readobj/llvm-readelf][test] - Add testing for EI_OSAB [...] adds 1a2d2b492a3 [llvm-readobj] - Merge `gnu-symbols.test` to `symbols.test` [...] adds 80c45e49c33 [AMDGPU][MC][DOC] Updated AMD GPU assembler syntax description. adds aff6c9db9a9 [compiler-rt] [netbsd] Correct the fallback definition of P [...] adds ba1cdba4c48 [llvm-nm] Display STT_GNU_IFUNC as 'i' adds 2498d882598 [X86] Merge together some common code in LowerFP_TO_INT now [...] adds caf460d979a [lldb][NFC] Use StringRef in ClangASTContext::GetBuiltinTyp [...] adds 4af5b23db30 [X86FixupSetCC] Remember the preceding eflags defining inst [...] adds c5b4a2386b5 [X86] Use zero vector to extend to 512-bits for strict_fp_t [...] adds f9c3c5da19a [OpenMP][IR-Builder] Introduce the finalization stack adds 2e6c15d1e7a Make lazyload_metadata.ll resilient to the addition of new [...] adds e4add9727b4 [OpenMP][IR-Builder] Introduce "pragma omp parallel" code g [...] adds cb6e84fe368 test commit adds b082a2952f6 Revert "test commit" adds 472bded3eda [X86] Enable STRICT_SINT_TO_FP/STRICT_UINT_TO_FP on X86 backend adds 6cf6f7dc96d Revert "Make lazyload_metadata.ll resilient to the addition [...] adds 6d88b7d6e71 [PowerPC] Modify the hasSideEffects of MTLR and MFLR from 1 to 0 adds d1f41b2ca99 [NFC][LoopFusion] Fix printing of the guard branch. Reviewe [...] adds e973783916d [NFC][PowerPC] Add a function tryAndWithMask to handle all [...] adds 6599d004679 [Bitstream] Delete skipAbbreviatedField which duplicates re [...] adds 1b57749a533 [PowerPC] stop folding if result rlwinm mask is wrap while [...] adds d2a8e14177f Fix the MLIR Vim syntax file: the keyword group was missing new 073cdb23904 [clang][test] Minor fixes in testcase absolute-paths-symlinks.c new b036f557cee [lldb] Remove some calls to GetASTContext new 54c52242034 [compiler-rt] Disable QSORT interception on watchOS and tvOS. The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang/lib/CodeGen/CGOpenMPRuntime.cpp | 66 +- clang/test/Frontend/absolute-paths-symlinks.c | 8 +- .../sanitizer_platform_interceptors.h | 15 +- .../sanitizer_platform_limits_netbsd.cpp | 4 +- lld/test/ELF/ppc64-ifunc.s | 4 +- lldb/include/lldb/Symbol/ClangASTContext.h | 6 +- .../Clang/ClangExpressionDeclMap.cpp | 25 +- .../SymbolFile/DWARF/DWARFASTParserClang.cpp | 4 +- .../source/Plugins/SymbolFile/PDB/PDBASTParser.cpp | 21 +- lldb/source/Symbol/ClangASTContext.cpp | 93 +- llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst | 163 +-- llvm/docs/AMDGPU/AMDGPUAsmGFX7.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX8.rst | 15 +- llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 19 +- llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst | 58 + llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst | 93 ++ llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst | 165 +++ ...x9_mad_type_dev.rst => gfx900_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx900_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx900_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx904_mad_type_dev.rst} | 2 +- ...ad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx904_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx904_src32_1.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} | 10 +- ...x9_mad_type_dev.rst => gfx906_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx906_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx906_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_addr_buf.rst | 22 + ...gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} | 10 +- ...gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} | 10 +- llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst | 21 + ...d_type_dev.rst => gfx908_dst_flat_atomic32.rst} | 12 +- ...x9_mad_type_dev.rst => gfx908_mad_type_dev.rst} | 2 +- ...ype_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} | 9 +- ...9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} | 9 +- ...ad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} | 9 +- llvm/docs/AMDGPU/gfx908_offset_buf.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_opt.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_ret.rst} | 9 +- .../{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} | 10 +- llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst | 19 + llvm/docs/AMDGPU/gfx908_src32_0.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_1.rst | 17 + llvm/docs/AMDGPU/gfx908_src32_2.rst | 17 + .../{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} | 9 +- llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst | 22 + ...{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} | 10 +- ...{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} | 10 +- .../{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} | 10 +- llvm/docs/AMDGPUModifierSyntax.rst | 55 +- llvm/docs/AMDGPUOperandSyntax.rst | 60 + llvm/docs/AMDGPUUsage.rst | 38 +- llvm/include/llvm/Frontend/OpenMP/OMPConstants.h | 18 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 106 +- llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 28 + llvm/lib/Bitstream/Reader/BitstreamReader.cpp | 38 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 15 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 336 ++++- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 231 ++-- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 2 + llvm/lib/Target/PowerPC/PPCInstrInfo.td | 2 + llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 8 +- llvm/lib/Target/X86/X86FixupSetCC.cpp | 32 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 171 ++- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86InstrAVX512.td | 30 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 9 + llvm/lib/Target/X86/X86InstrSSE.td | 12 +- llvm/lib/Transforms/Scalar/LoopFuse.cpp | 7 +- llvm/test/CodeGen/PowerPC/CSR-fit.ll | 8 +- .../CodeGen/PowerPC/MCSE-caller-preserved-reg.ll | 2 +- llvm/test/CodeGen/PowerPC/csr-split.ll | 6 +- llvm/test/CodeGen/PowerPC/fold-rlwinm.mir | 15 + llvm/test/CodeGen/PowerPC/machine-pre.ll | 2 +- .../test/CodeGen/PowerPC/not-fixed-frame-object.ll | 2 +- .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 8 +- llvm/test/CodeGen/PowerPC/pr43527.ll | 2 +- llvm/test/CodeGen/PowerPC/pr44183.ll | 2 +- llvm/test/CodeGen/PowerPC/sjlj.ll | 2 +- llvm/test/CodeGen/PowerPC/sms-phi-1.ll | 2 +- llvm/test/CodeGen/PowerPC/sms-phi-3.ll | 2 +- llvm/test/CodeGen/PowerPC/tocSaveInPrologue.ll | 2 +- .../PowerPC/vector-constrained-fp-intrinsics.ll | 64 +- llvm/test/CodeGen/X86/fp-intrinsics.ll | 40 +- llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll | 1305 ++++++++++++++++++++ llvm/test/CodeGen/X86/fp80-strict-scalar.ll | 270 ++++ llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll | 3 +- llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll | 86 +- llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll | 646 ++++++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 421 +++++++ llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll | 390 ++++++ .../X86/vector-constrained-fp-intrinsics.ll | 342 +++-- llvm/test/LTO/Resolution/X86/ifunc.ll | 2 +- llvm/test/tools/llvm-nm/ifunc.test | 27 + .../llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 | Bin 1984 -> 0 bytes .../ELF/Inputs/symbols-proc-specific.elf-hexagon | Bin 600 -> 0 bytes .../llvm-readobj/ELF/file-header-abi-version.test | 47 + .../tools/llvm-readobj/ELF/file-header-os-abi.test | 305 +++++ llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test | 57 - llvm/test/tools/llvm-readobj/ELF/symbols.test | 143 ++- llvm/tools/llvm-nm/llvm-nm.cpp | 13 +- llvm/unittests/Frontend/CMakeLists.txt | 1 + llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 324 ++++- mlir/utils/vim/syntax/mlir.vim | 6 +- 124 files changed, 6110 insertions(+), 1057 deletions(-) create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX900.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX904.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX906.rst create mode 100644 llvm/docs/AMDGPU/AMDGPUAsmGFX908.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx900_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx900_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx900_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx904_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx904_src32_1.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx904_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx906_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx906_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_type_dev.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vdst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx906_vsrc32_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_addr_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_adst512_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc1024_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc128_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_asrc512_0.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_data_buf_atomic32.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_dst_flat_atomic32.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mad_type_dev.rst} (94%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_dpp_sdwa_abs_neg.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_sdwa_sext.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_mod_vop3_abs_neg.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_offset_buf.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_opt.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_ret.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_rsrc_buf.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_saddr_flat_global.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_0.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_1.rst create mode 100644 llvm/docs/AMDGPU/gfx908_src32_2.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_src32_3.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_type_dev.rst} (52%) create mode 100644 llvm/docs/AMDGPU/gfx908_vaddr_flat_global.rst copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vasrc64_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdata32_0.rst} (52%) copy llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vdst32_0.rst} (52%) rename llvm/docs/AMDGPU/{gfx9_mad_type_dev.rst => gfx908_vsrc32_0.rst} (52%) create mode 100644 llvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-128.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll create mode 100644 llvm/test/CodeGen/X86/vec-strict-inttofp-512.ll create mode 100644 llvm/test/tools/llvm-nm/ifunc.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/relocs.obj.elf-x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/ELF/Inputs/symbols-proc-specific.e [...] create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-abi-version.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/file-header-os-abi.test delete mode 100644 llvm/test/tools/llvm-readobj/ELF/gnu-symbols.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (13443ce2 -> b04280a2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 13443ce2 0: update: llvm-linux: all new b04280a2 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (13443ce2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 120 +- 02-build_llvm/console.log | 12496 +++++++++++++++++------------------ 03-build_linux/console.log | 702 +- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 2 +- console.log | 13322 +++++++++++++++++++------------------- jenkins/manifest.sh | 8 +- 7 files changed, 13326 insertions(+), 13326 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (d5dcc0eb2ca -> 972abb9944c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/gcc. from d5dcc0eb2ca Define HAVE_ for math long double functions declared in vxw [...] adds 972abb9944c Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (b68476f136 -> 8ce18f9cdf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/binutils-gdb. from b68476f136 Automatic date update in version.in adds 3142e908d0 Fix printing ULONGEST variables on x86-32 adds f096cbc296 Automatic date update in version.in adds f5311f2509 pe_bfd_read_buildid memory leak adds cef2097a87 Add profiling outputs to .gitignore adds e5af216040 asan: som: heap-buffer-overflow adds 6c2ca6c25d ubsan: v850: left shift cannot be represented in type 'int' adds 100b122fc1 ubsan: crx: index 5 out of bounds for type 'operand_desc const[5]' adds 8ce18f9cdf Avoid ubsan bug complaining about &p->field No new revisions were added by this update. Summary of changes: .gitignore | 3 ++ ChangeLog | 4 ++ bfd/ChangeLog | 21 ++++++++++ bfd/peicode.h | 2 + bfd/som.c | 100 ++++++++++++++++++++++++----------------------- bfd/version.h | 2 +- gdb/ChangeLog | 7 ++++ gdb/dwarf2read.c | 6 +-- ld/ChangeLog | 19 +++++++++ ld/emultempl/alphaelf.em | 2 +- ld/emultempl/mmo.em | 2 +- ld/emultempl/pe.em | 2 +- ld/emultempl/pep.em | 2 +- ld/emultempl/ppc32elf.em | 2 +- ld/emultempl/spuelf.em | 4 +- ld/ldelf.c | 6 +-- ld/ldlang.c | 30 +++++++------- opcodes/ChangeLog | 10 +++++ opcodes/crx-dis.c | 2 +- opcodes/v850-dis.c | 14 +++---- 20 files changed, 155 insertions(+), 85 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig updated (4716f96e -> 3d946e04)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/ci/base-artifacts. discards 4716f96e 0: update: binutils-gcc-linux: boot new 3d946e04 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (4716f96e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11920 +++++++------- 04-build_abe-stage1/console.log | 16200 +++++++++--------- 05-build_linux/console.log | 2832 ++-- 06-boot_linux/console.log | 406 +- 07-check_regression/console.log | 2 +- 08-update_baseline/console.log | 2 +- console.log | 31955 ++++++++++++++++++------------------ jenkins/manifest.sh | 12 +- 10 files changed, 31945 insertions(+), 31950 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2019