Tcwg-commits July 2015

tcwg-commits@lists.linaro.org

2 participants
1355 discussions

[gcc] branch trunk updated (d9e4fe2 -> e5b7f5c)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch trunk in repository gcc. from d9e4fe2 PR bootstrap/67030 * c-common.c (warn_tautological_cmp): Do [...] new e5b7f5c * ipa-devirt.c (types_same_for_odr): Fix typo. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 4 ++++ gcc/ipa-devirt.c | 2 +- 2 files changed, 5 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch trunk updated (37715b0 -> d9e4fe2)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch trunk in repository gcc. from 37715b0 * constexpr.c (cxx_eval_call_expression): Don't add this cal [...] new d9e4fe2 PR bootstrap/67030 * c-common.c (warn_tautological_cmp): Do [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/c-family/ChangeLog | 5 +++++ gcc/c-family/c-common.c | 6 ++++++ gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/c-c++-common/Wtautological-compare-2.c | 15 +++++++++++++++ 4 files changed, 31 insertions(+) create mode 100644 gcc/testsuite/c-c++-common/Wtautological-compare-2.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch hjl/indbr/master updated (15f53c1 -> 19fb0c4)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch hjl/indbr/master in repository gcc. discards 15f53c1 Generate indirect branch relocation discards a697cf8 Check if x86 gas supports indirect branch via GOT adds 505e1f9 [ARM] PR/63870 Add qualifier to check lane bounds in expand adds 732205b [ARM] PR/63870 Add a __builtin_lane_check adds f4f2d7d [PATCH][AArch64] Improve spill code - swap order in shr patterns adds e5e363a Add more tests for PR target/66232 adds bccc47e PR debug/66468 * dwarf2out.c (gen_inlined_subroutine_die): [...] adds 37715b0 * constexpr.c (cxx_eval_call_expression): Don't add this cal [...] new 59de8a6 Check if x86 gas supports indirect branch via GOT new 19fb0c4 Generate indirect branch relocation via GOT This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (15f53c1) \ N -- N -- N refs/heads/hjl/indbr/master (19fb0c4) You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 66 +++++++++++++++++++++++ gcc/config/aarch64/aarch64.md | 27 +++++----- gcc/config/arm/arm-builtins.c | 84 ++++++++++++++++++++++++++---- gcc/config/arm/arm-protos.h | 2 +- gcc/config/arm/arm.c | 21 +++++--- gcc/config/arm/arm_neon_builtins.def | 82 ++++++++++++++--------------- gcc/config/arm/neon.md | 41 ++------------- gcc/cp/ChangeLog | 5 ++ gcc/cp/constexpr.c | 2 +- gcc/dwarf2out.c | 4 ++ gcc/testsuite/ChangeLog | 8 +++ gcc/testsuite/gcc.target/i386/pr66232-10.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-11.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-12.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-13.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-6.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-7.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-8.c | 6 +-- gcc/testsuite/gcc.target/i386/pr66232-9.c | 6 +-- 19 files changed, 257 insertions(+), 133 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] 02/02: Generate indirect branch relocation via GOT

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a commit to branch hjl/indbr/master in repository gcc. commit 19fb0c4532b3cd2832ff68d796da795988c62720 Author: H.J. Lu <hjl.tools(a)gmail.com> Date: Thu Jul 23 13:09:27 2015 -0700 Generate indirect branch relocation via GOT This patch extends -fno-plt to non-PIC on x86. -fno-plt works in 64-bit mode with the existing binutils. For 32-bit, we need the updated assembler and linker to support "call/jmp *foo@GOT" with a new relocation different from R_386_GOT32 to indicate that this relocation applies to indirect branches via GOT. gcc/ * config/i386/i386.c (ix86_nopic_noplt_attribute_p): Check HAVE_LD_IX86_INDBR_RELOC == 0 before returning false. (ix86_output_call_insn): Generate "%!jmp/call\t*%p0@GOT" for 32-bit. gcc/testsuite/ * gcc.target/i386/pr66232-10.c: New file. * gcc.target/i386/pr66232-11.c: Likewise. * gcc.target/i386/pr66232-12.c: Likewise. * gcc.target/i386/pr66232-13.c: Likewise. * lib/target-supports.exp (check_effective_target_indbr_reloc): New. --- gcc/config/i386/i386.c | 19 +++++++++-- gcc/testsuite/gcc.target/i386/pr66232-10.c | 13 ++++++++ gcc/testsuite/gcc.target/i386/pr66232-11.c | 14 ++++++++ gcc/testsuite/gcc.target/i386/pr66232-12.c | 13 ++++++++ gcc/testsuite/gcc.target/i386/pr66232-13.c | 13 ++++++++ gcc/testsuite/lib/target-supports.exp | 52 ++++++++++++++++++++++++++++++ 6 files changed, 121 insertions(+), 3 deletions(-) diff --git a/gcc/config/i386/i386.c b/gcc/config/i386/i386.c index 9413c87..0d11d5a 100644 --- a/gcc/config/i386/i386.c +++ b/gcc/config/i386/i386.c @@ -25764,7 +25764,8 @@ static bool ix86_nopic_noplt_attribute_p (rtx call_op) { if (flag_pic || ix86_cmodel == CM_LARGE - || !TARGET_64BIT || TARGET_MACHO || TARGET_SEH || TARGET_PECOFF + || (!TARGET_64BIT && HAVE_LD_IX86_INDBR_RELOC == 0) + || TARGET_MACHO || TARGET_SEH || TARGET_PECOFF || SYMBOL_REF_LOCAL_P (call_op)) return false; @@ -25789,8 +25790,14 @@ ix86_output_call_insn (rtx_insn *insn, rtx call_op) if (SIBLING_CALL_P (insn)) { + /* ix86_nopic_noplt_attribute_p returns false for PIC. */ if (direct_p && ix86_nopic_noplt_attribute_p (call_op)) - xasm = "%!jmp\t*%p0@GOTPCREL(%%rip)"; + { + if (TARGET_64BIT) + xasm = "%!jmp\t*%p0@GOTPCREL(%%rip)"; + else + xasm = "%!jmp\t*%p0@GOT"; + } else if (direct_p) xasm = "%!jmp\t%P0"; /* SEH epilogue detection requires the indirect branch case @@ -25834,8 +25841,14 @@ ix86_output_call_insn (rtx_insn *insn, rtx call_op) seh_nop_p = true; } + /* ix86_nopic_noplt_attribute_p returns false for PIC. */ if (direct_p && ix86_nopic_noplt_attribute_p (call_op)) - xasm = "%!call\t*%p0@GOTPCREL(%%rip)"; + { + if (TARGET_64BIT) + xasm = "%!call\t*%p0@GOTPCREL(%%rip)"; + else + xasm = "%!call\t*%p0@GOT"; + } else if (direct_p) xasm = "%!call\t%P0"; else diff --git a/gcc/testsuite/gcc.target/i386/pr66232-10.c b/gcc/testsuite/gcc.target/ [...] new file mode 100644 index 0000000..078f956 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr66232-10.c @@ -0,0 +1,13 @@ +/* { dg-do compile { target *-*-linux* } } */ +/* { dg-options "-O2 -fno-pic -fno-plt" } */ + +extern void bar (void); + +void +foo (void) +{ + bar (); +} + +/* { dg-final { scan-assembler "jmp\[ \t\]*.bar@GOTPCREL" { target { ! ia32 } } } } */ +/* { dg-final { scan-assembler "jmp\[ \t\]*.bar@GOT" { target { ia32 && indbr_relo [...] diff --git a/gcc/testsuite/gcc.target/i386/pr66232-11.c b/gcc/testsuite/gcc.target/ [...] new file mode 100644 index 0000000..9a9ccd4 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr66232-11.c @@ -0,0 +1,14 @@ +/* { dg-do compile { target *-*-linux* } } */ +/* { dg-options "-O2 -fno-pic -fno-plt" } */ + +extern void bar (void); + +int +foo (void) +{ + bar (); + return 0; +} + +/* { dg-final { scan-assembler "call\[ \t\]*.bar@GOTPCREL" { target { ! ia32 } } } } */ +/* { dg-final { scan-assembler "call\[ \t\]*.bar@GOT" { target { ia32 && indbr_rel [...] diff --git a/gcc/testsuite/gcc.target/i386/pr66232-12.c b/gcc/testsuite/gcc.target/ [...] new file mode 100644 index 0000000..ee26f5f --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr66232-12.c @@ -0,0 +1,13 @@ +/* { dg-do compile { target *-*-linux* } } */ +/* { dg-options "-O2 -fno-pic -fno-plt" } */ + +extern int bar (void); + +int +foo (void) +{ + return bar (); +} + +/* { dg-final { scan-assembler "jmp\[ \t\]*.bar@GOTPCREL" { target { ! ia32 } } } } */ +/* { dg-final { scan-assembler "jmp\[ \t\]*.bar@GOT" { target { ia32 && indbr_relo [...] diff --git a/gcc/testsuite/gcc.target/i386/pr66232-13.c b/gcc/testsuite/gcc.target/ [...] new file mode 100644 index 0000000..eb5d602 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr66232-13.c @@ -0,0 +1,13 @@ +/* { dg-do compile { target *-*-linux* } } */ +/* { dg-options "-O2 -fno-pic -fno-plt" } */ + +extern int bar (void); + +int +foo (void) +{ + return bar () + 1; +} + +/* { dg-final { scan-assembler "call\[ \t\]*.bar@GOTPCREL" { target { ! ia32 } } } } */ +/* { dg-final { scan-assembler "call\[ \t\]*.bar@GOT" { target { ia32 && indbr_rel [...] diff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp index 1988301..b1437d5 100644 --- a/gcc/testsuite/lib/target-supports.exp +++ b/gcc/testsuite/lib/target-supports.exp @@ -6341,6 +6341,58 @@ proc check_effective_target_pie_copyreloc { } { return $pie_copyreloc_available_saved } +# Return 1 if the x86 target supports "call *foo@GOT", 0 otherwise. +# Cache the result. + +proc check_effective_target_indbr_reloc { } { + global indbr_reloc_available_saved + global tool + global GCC_UNDER_TEST + + if { !([istarget x86_64-*-*] || [istarget i?86-*-*]) } { + return 0 + } + + # Need auto-host.h to check linker support. + if { ![file exists ../../auto-host.h ] } { + return 0 + } + + if [info exists indbr_reloc_available_saved] { + verbose "check_effective_target_indbr_reloc returning saved $indbr_reloc_availabl [...] + } else { + # Set up and compile to see if linker supports PIE with copy + # reloc. Include the current process ID in the file names to + # prevent conflicts with invocations for multiple testsuites. + + set src pie[pid].c + set obj pie[pid].o + + set f [open $src "w"] + puts $f "#include \"../../auto-host.h\"" + puts $f "#if HAVE_LD_IX86_INDBR_RELOC == 0" + puts $f "# error Assembler does not support call *foo@GOT." + puts $f "#endif" + close $f + + verbose "check_effective_target_indbr_reloc compiling testfile $src" 2 + set lines [${tool}_target_compile $src $obj object ""] + + file delete $src + file delete $obj + + if [string match "" $lines] then { + verbose "check_effective_target_indbr_reloc testfile compilation passed" 2 + set indbr_reloc_available_saved 1 + } else { + verbose "check_effective_target_indbr_reloc testfile compilation failed" 2 + set indbr_reloc_available_saved 0 + } + } + + return $indbr_reloc_available_saved +} + # Return 1 if the target uses comdat groups. proc check_effective_target_comdat_group {} { -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] 01/02: Check if x86 gas supports indirect branch via GOT

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a commit to branch hjl/indbr/master in repository gcc. commit 59de8a6b60d2b7669a1e1d52462109c6e9280d10 Author: H.J. Lu <hjl.tools(a)gmail.com> Date: Thu Jul 23 10:51:15 2015 -0700 Check if x86 gas supports indirect branch via GOT Define HAVE_LD_IX86_INDBR_RELOC to 1 if 32-bit x86 assembler supports "jmp *foo@GOT". * configure.ac (HAVE_LD_IX86_INDBR_RELOC): New. Defined to 1 if 32-bit assembler supports "jmp *foo@GOT". Otherise, defined to 0. * config.in: Regenerated. * configure: Likewise. --- gcc/config.in | 6 ++++++ gcc/configure | 30 ++++++++++++++++++++++++++++++ gcc/configure.ac | 22 ++++++++++++++++++++++ 3 files changed, 58 insertions(+) diff --git a/gcc/config.in b/gcc/config.in index 541963a..2c79db2 100644 --- a/gcc/config.in +++ b/gcc/config.in @@ -1428,6 +1428,12 @@ #endif +/* Define 0/1 if Define if your linker supports indirect branch relocation. */ +#ifndef USED_FOR_TARGET +#undef HAVE_LD_IX86_INDBR_RELOC +#endif + + /* Define if your PowerPC64 linker supports a large TOC. */ #ifndef USED_FOR_TARGET #undef HAVE_LD_LARGE_TOC diff --git a/gcc/configure b/gcc/configure index c8928d8..1a182ae 100755 --- a/gcc/configure +++ b/gcc/configure @@ -25649,6 +25649,36 @@ cat >>confdefs.h <<_ACEOF _ACEOF + { $as_echo "$as_me:${as_lineno-$LINENO}: checking linker for indirect branch r [...] +$as_echo_n "checking linker for indirect branch relocation... " >&6; } +if test "${gcc_cv_ld_ix86_indirect_branch+set}" = set; then : + $as_echo_n "(cached) " >&6 +else + gcc_cv_ld_ix86_indirect_branch=no + if test $in_tree_ld = yes ; then + if grep R_386_INDBR_GOT32 $srcdir/../include/elf/i386.h > /dev/null 2>&1; then + gcc_cv_ld_ix86_indirect_branch=yes + fi + elif test x$gcc_cv_as != x -a x$gcc_cv_readelf != x; then + cat > conftest.s <<EOF + jmp *foo@GOT +EOF + if $gcc_cv_as --32 -o conftest.o conftest.s > /dev/null 2>&1; then + if $gcc_cv_readelf --relocs --wide conftest.o 2>&1 \ + | grep R_386_INDBR_GOT32 > /dev/null 2>&1; then + gcc_cv_ld_ix86_indirect_branch=yes + fi + fi + fi + rm -f conftest.s conftest.o +fi +{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $gcc_cv_ld_ix86_indirect_branch" >&5 +$as_echo "$gcc_cv_ld_ix86_indirect_branch" >&6; } + +cat >>confdefs.h <<_ACEOF +#define HAVE_LD_IX86_INDBR_RELOC `if test x"$gcc_cv_ld_ix86_indirect_branch" = xye [...] +_ACEOF + ;; ia64*-*-*) diff --git a/gcc/configure.ac b/gcc/configure.ac index a192ad9..dc5e2ac 100644 --- a/gcc/configure.ac +++ b/gcc/configure.ac @@ -4065,6 +4065,28 @@ value:' [`if test $gcc_cv_as_ix86_tlsldm = yes; then echo 1; else echo 0; fi`], [Define to 1 if your assembler and linker support @tlsldm.]) + AC_CACHE_CHECK([linker for indirect branch relocation], + [gcc_cv_ld_ix86_indirect_branch], + [gcc_cv_ld_ix86_indirect_branch=no + if test $in_tree_ld = yes ; then + if grep R_386_INDBR_GOT32 $srcdir/../include/elf/i386.h > /dev/null 2>&1; then + gcc_cv_ld_ix86_indirect_branch=yes + fi + elif test x$gcc_cv_as != x -a x$gcc_cv_readelf != x; then + cat > conftest.s <<EOF + jmp *foo@GOT +EOF + if $gcc_cv_as --32 -o conftest.o conftest.s > /dev/null 2>&1; then + if $gcc_cv_readelf --relocs --wide conftest.o 2>&1 \ + | grep R_386_INDBR_GOT32 > /dev/null 2>&1; then + gcc_cv_ld_ix86_indirect_branch=yes + fi + fi + fi + rm -f conftest.s conftest.o]) + AC_DEFINE_UNQUOTED(HAVE_LD_IX86_INDBR_RELOC, + [`if test x"$gcc_cv_ld_ix86_indirect_branch" = xyes; then echo 1; else echo [...] + [Define 0/1 if Define if your linker supports indirect branch relocation.]) ;; ia64*-*-*) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch trunk updated (e5e363a -> 37715b0)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch trunk in repository gcc. from e5e363a Add more tests for PR target/66232 new bccc47e PR debug/66468 * dwarf2out.c (gen_inlined_subroutine_die): [...] new 37715b0 * constexpr.c (cxx_eval_call_expression): Don't add this cal [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 6 ++++++ gcc/cp/ChangeLog | 5 +++++ gcc/cp/constexpr.c | 2 +- gcc/dwarf2out.c | 4 ++++ 4 files changed, 16 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch master updated (e5e363a -> 37715b0)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from e5e363a Add more tests for PR target/66232 new bccc47e PR debug/66468 * dwarf2out.c (gen_inlined_subroutine_die): [...] new 37715b0 * constexpr.c (cxx_eval_call_expression): Don't add this cal [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 6 ++++++ gcc/cp/ChangeLog | 5 +++++ gcc/cp/constexpr.c | 2 +- gcc/dwarf2out.c | 4 ++++ 4 files changed, 16 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch trunk updated (732205b -> e5e363a)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch trunk in repository gcc. from 732205b [ARM] PR/63870 Add a __builtin_lane_check new f4f2d7d [PATCH][AArch64] Improve spill code - swap order in shr patterns new e5e363a Add more tests for PR target/66232 The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 6 ++++++ gcc/config/aarch64/aarch64.md | 27 ++++++++++++++------------- gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/gcc.target/i386/pr66232-6.c | 13 +++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-7.c | 14 ++++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-8.c | 13 +++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-9.c | 13 +++++++++++++ 7 files changed, 81 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-6.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-8.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-9.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch master updated (732205b -> e5e363a)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 732205b [ARM] PR/63870 Add a __builtin_lane_check new f4f2d7d [PATCH][AArch64] Improve spill code - swap order in shr patterns new e5e363a Add more tests for PR target/66232 The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 6 ++++++ gcc/config/aarch64/aarch64.md | 27 ++++++++++++++------------- gcc/testsuite/ChangeLog | 8 ++++++++ gcc/testsuite/gcc.target/i386/pr66232-6.c | 13 +++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-7.c | 14 ++++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-8.c | 13 +++++++++++++ gcc/testsuite/gcc.target/i386/pr66232-9.c | 13 +++++++++++++ 7 files changed, 81 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-6.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-8.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66232-9.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

[gcc] branch trunk updated (eab7bd2 -> 732205b)

by git

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch trunk in repository gcc. from eab7bd2 [PATCH][AArch64] Improve spill code - swap order in shl pattern new 505e1f9 [ARM] PR/63870 Add qualifier to check lane bounds in expand new 732205b [ARM] PR/63870 Add a __builtin_lane_check The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 54 +++++++++++++++++++++++ gcc/config/arm/arm-builtins.c | 84 +++++++++++++++++++++++++++++++----- gcc/config/arm/arm-protos.h | 2 +- gcc/config/arm/arm.c | 21 ++++++--- gcc/config/arm/arm_neon_builtins.def | 82 +++++++++++++++++------------------ gcc/config/arm/neon.md | 41 +++--------------- 6 files changed, 189 insertions(+), 95 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

9 years, 4 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits July 2015