Progress:
* UM-2 [QEMU upstream maintainership]
+ Not much this week. Reviewed rth's bswap improvement/cleanup series
* QEMU-406 [QEMU support for MVE (M-profile Vector Extension; Helium)]
+ Implemented logical-immediate insns; various vector shifts; VADDLV;
some of the scalar shifts that work on general-purpose registers
+ Fixed a few bugs in already-implemented insns (widening/narrowing
load/store, and VRMLALDAVH, VRMLSLDAVH)
+ Progress: 102/210 (48%)
-- PMM
Hi,
I've just noticed that all of Flang's buildbot workers managed by Linaro
are offline: https://lab.llvm.org/buildbot/#/builders (type "flang" in
the search box). As 8 out of 10 Flang's workers are managed by Linaro,
in practice this means that we have almost no testing :(
Please, could you look into this or let me know who to get in touch with?
Thank you,
-Andrzej
IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.
[UM-2]
* Version 2 of signal trampolines,
* Version 1 of vdso,
* RFC patch set for #360 (unaligned mmio),
* Beginning on #404 (breakpoint slowdown),
- convert cris, nios2, avr to translator loop.
- translator_use_goto_tb
Both of these, working toward improving the
recognition of pc's with bp's, and avoiding
the need for any tb flushing at all.
r~
== Progress ==
* GCC
- MVE/vectorization: committed patches for vec_pack / vec_unpack
- handling feedback on patch for PR 100757
* GCC upstream validation:
- reported a couple of regressions
== Next ==
Now leaving Linaro, hopefully I can continue to work on:
* MVE auto-vectorization/intrinsics improvements
* GCC/cortex-M testing improvements & fixes
* GDB/cortex-M
Thanks for the great time at Linaro!
Progress:
* UM-2 [QEMU upstream maintainership]
+ Usual code review and pull request wrangling (nothing major this week)
+ Added information to our documentation about what Arm architecture
features our emulation supports (we get asked this from time to time,
and users shouldn't have to dig through back issues of the Changelogs
or decipher the ID register updates in the source code...)
+ Investigated some bugs in v8.1M VLDR/VSTR sysreg detected by trying
to run some gcc test cases under QEMU: sent patches
+ KVM Forum programme committee meeting & voting on talk abstracts
* QEMU-406 [QEMU support for MVE (M-profile Vector Extension; Helium)]
+ Fixed various issues in the first-part-of-MVE patchset; it's now
through code review and ready to go in
+ Started looking at the logical-immediate insns
+ Progress meter: 74/210 (35%) (still)
-- PMM
[UM-2]
Upstream bugs:
#390, fix posted
#403, fix posted
#360, lots of investigation, and work on updating
a patch from 2017. I have a workable change,
which ought to be improved.
Reorg for tcg bswap opcode.
r~
Progress (short week, 3 days):
* UM-2 [QEMU upstream maintainership]
+ Code review:
+ v4 of Shashi's ITS series. I think this is getting pretty close
to good to go in now.
* QEMU-406 [QEMU support for MVE (M-profile Vector Extension; Helium)]
+ Completed implementation of PSR.ECI handling
+ Implemented VADDV
+ Sent out an interim patchset for early code review (55 patches,
~3400 lines, covers about 35% of the ISA)
+ Started working through the code review comments from rth
+ Progress meter: 74/210 (35%)
-- PMM